RfidResearchGroup/proxmark3
1
1
Fork 0
mirror of https://github.com/RfidResearchGroup/proxmark3.git synced 2025-10-31 16:42:34 +08:00
Code Issues Projects Releases Packages Wiki Activity

ensure registers and vars is set correct

Browse source
This commit is contained in:
iceman1001 2023-08-28 15:34:36 +02:00
parent b156f4a5cd
commit ba320f26f7
6 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

BIN
fpga/fpga_icopyx_hf.bit
View file

Binary file not shown.

BIN
fpga/fpga_pm3_felica.bit
View file

Binary file not shown.

BIN
fpga/fpga_pm3_hf.bit
View file

Binary file not shown.

BIN
fpga/fpga_pm3_hf_15.bit
View file

Binary file not shown.

BIN
fpga/fpga_pm3_lf.bit
View file

Binary file not shown.

12
fpga/hi_reader.v
View file

@ -407,6 +407,9 @@ end
always @(*) always @(*)
begin begin
pwr_oe1 = 1'b0;
pwr_oe4 = 1'b0;
if (minor_mode == `FPGA_HF_READER_MODE_SEND_SHALLOW_MOD) if (minor_mode == `FPGA_HF_READER_MODE_SEND_SHALLOW_MOD)
begin begin
pwr_hi = ck_1356meg; pwr_hi = ck_1356meg;
@ -441,13 +444,10 @@ begin
end end
end end
// always on // unused
// assign pwr_oe1 = 1'b0;
assign pwr_oe3 = 1'b0;
// Unused.
assign pwr_lo = 1'b0;
assign pwr_oe2 = 1'b0; assign pwr_oe2 = 1'b0;
assign pwr_oe3 = 1'b0;
assign pwr_lo = 1'b0;
// Debug Output // Debug Output
assign debug = corr_i_cnt[3]; assign debug = corr_i_cnt[3];