|
tb_data
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
Makefile
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
plot_edgedetect.py
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
sim.tcl
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
tb_lf_edge_detect.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
tb_lp20khz_1MSa_iir_filter.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
tb_min_max_tracker.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
testbed_fpga.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
testbed_hi_read_tx.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
testbed_hi_simulate.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
testbed_lo_read.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
|
testbed_lo_simulate.v
|
Unified fpga folders
|
2023-05-30 19:47:27 +02:00 |
