mirror of
https://github.com/RfidResearchGroup/proxmark3.git
synced 2024-11-16 06:43:29 +08:00
bb529a9077
No need to wait for 2.5s (1s + FPGA_LOAD_WAIT_TIME) if the real-time sampling stops. Make sure the LF bitstream is loaded before real-time sampling so the response of CMD_WTX won't appear.
179 lines
8.1 KiB
C
179 lines
8.1 KiB
C
//-----------------------------------------------------------------------------
|
|
// Copyright (C) Proxmark3 contributors. See AUTHORS.md for details.
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// See LICENSE.txt for the text of the license.
|
|
//-----------------------------------------------------------------------------
|
|
// Routines to load the FPGA image, and then to configure the FPGA's major
|
|
// mode once it is configured.
|
|
//-----------------------------------------------------------------------------
|
|
#ifndef __FPGALOADER_H
|
|
#define __FPGALOADER_H
|
|
|
|
#include "common.h"
|
|
|
|
#define FpgaDisableSscDma(void) AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS;
|
|
#define FpgaEnableSscDma(void) AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTEN;
|
|
|
|
/*
|
|
Communication between ARM / FPGA is done inside armsrc/fpgaloader.c see: function FpgaSendCommand()
|
|
Send 16 bit command / data pair to FPGA with the bit format:
|
|
|
|
+------ frame layout circa 2020 ------------------+
|
|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|
|
+-------------------------------------------------+
|
|
| C C C C M M M M P P P P P P P P | C = FPGA_CMD_SET_CONFREG, M = FPGA_MAJOR_MODE_*, P = FPGA_LF_* or FPGA_HF_* parameter
|
|
| C C C C D D D D D D D D | C = FPGA_CMD_SET_DIVISOR, D = divisor
|
|
| C C C C T T T T T T T T | C = FPGA_CMD_SET_EDGE_DETECT_THRESHOLD, T = threshold
|
|
| C C C C E | C = FPGA_CMD_TRACE_ENABLE, E=0 off, E=1 on
|
|
+-------------------------------------------------+
|
|
|
|
+------ frame layout current ---------------------+
|
|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|
|
+-------------------------------------------------+
|
|
| C C C C M M M P P P P P P | C = FPGA_CMD_SET_CONFREG, M = FPGA_MAJOR_MODE_*, P = FPGA_LF_* or FPGA_HF_* parameter
|
|
| C C C C D D D D D D D D | C = FPGA_CMD_SET_DIVISOR, D = divisor
|
|
| C C C C T T T T T T T T | C = FPGA_CMD_SET_EDGE_DETECT_THRESHOLD, T = threshold
|
|
| C C C C E | C = FPGA_CMD_TRACE_ENABLE, E=0 off, E=1 on
|
|
+-------------------------------------------------+
|
|
|
|
shift_reg receive this 16bit frame
|
|
|
|
LF command
|
|
----------
|
|
shift_reg[15:12] == 4bit command
|
|
LF has three commands (FPGA_CMD_SET_CONFREG, FPGA_CMD_SET_DIVISOR, FPGA_CMD_SET_EDGE_DETECT_THRESHOLD)
|
|
Current commands uses only 2bits. We have room for up to 4bits of commands total (7).
|
|
|
|
LF data
|
|
-------
|
|
shift_reg[11:0] == 12bit data
|
|
lf data is divided into MAJOR MODES and configuration values.
|
|
|
|
The major modes uses 3bits (0,1,2,3,7 | 000, 001, 010, 011, 111)
|
|
000 FPGA_MAJOR_MODE_LF_READER = Act as LF reader (modulate)
|
|
001 FPGA_MAJOR_MODE_LF_EDGE_DETECT = Simulate LF
|
|
010 FPGA_MAJOR_MODE_LF_PASSTHRU = Passthrough mode, CROSS_LO line connected to SSP_DIN. SSP_DOUT logic level controls if we modulate / listening
|
|
011 FPGA_MAJOR_MODE_LF_ADC = refactor hitag2, clear ADC sampling
|
|
111 FPGA_MAJOR_MODE_OFF = turn off sampling.
|
|
|
|
Each one of this major modes can have options. Currently these two major modes uses options.
|
|
- FPGA_MAJOR_MODE_LF_READER
|
|
- FPGA_MAJOR_MODE_LF_EDGE_DETECT
|
|
|
|
FPGA_MAJOR_MODE_LF_READER
|
|
-------------------------------------
|
|
lf_field = 1bit (FPGA_LF_ADC_READER_FIELD)
|
|
|
|
You can send FPGA_CMD_SET_DIVISOR to set with FREQUENCY the fpga should sample at
|
|
divisor = 8bits shift_reg[7:0]
|
|
|
|
FPGA_MAJOR_MODE_LF_EDGE_DETECT
|
|
------------------------------------------
|
|
lf_ed_toggle_mode = 1bits
|
|
lf_ed_threshold = 8bits threshold defaults to 127
|
|
|
|
You can send FPGA_CMD_SET_EDGE_DETECT_THRESHOLD to set a custom threshold
|
|
lf_ed_threshold = 8bits threshold value.
|
|
|
|
conf_word 12bits
|
|
conf_word[7:5] = 3bit major mode.
|
|
conf_word[0] = 1bit lf_field
|
|
conf_word[1] = 1bit lf_ed_toggle_mode
|
|
conf_word[7:0] = 8bit divisor
|
|
conf_word[7:0] = 8bit threshold
|
|
|
|
*/
|
|
// Defining commands, modes and options. This must be aligned to the definitions in fpga/define.v
|
|
#define FPGA_MAJOR_MODE_MASK 0x01C0
|
|
#define FPGA_MINOR_MODE_MASK 0x003F
|
|
|
|
// Definitions for the FPGA commands.
|
|
#define FPGA_CMD_SET_CONFREG (1<<12)
|
|
#define FPGA_CMD_SET_DIVISOR (2<<12)
|
|
#define FPGA_CMD_SET_EDGE_DETECT_THRESHOLD (3<<12)
|
|
#define FPGA_CMD_TRACE_ENABLE (2<<12)
|
|
|
|
// Major modes
|
|
#define FPGA_MAJOR_MODE_LF_READER (0<<6)
|
|
#define FPGA_MAJOR_MODE_LF_EDGE_DETECT (1<<6)
|
|
#define FPGA_MAJOR_MODE_LF_PASSTHRU (2<<6)
|
|
#define FPGA_MAJOR_MODE_LF_ADC (3<<6)
|
|
|
|
#define FPGA_MAJOR_MODE_HF_READER (0<<6)
|
|
#define FPGA_MAJOR_MODE_HF_SIMULATOR (1<<6)
|
|
#define FPGA_MAJOR_MODE_HF_ISO14443A (2<<6)
|
|
#define FPGA_MAJOR_MODE_HF_SNIFF (3<<6)
|
|
#define FPGA_MAJOR_MODE_HF_ISO18092 (4<<6)
|
|
#define FPGA_MAJOR_MODE_HF_GET_TRACE (5<<6)
|
|
#define FPGA_MAJOR_MODE_OFF (7<<6)
|
|
|
|
// Options for LF_READER
|
|
#define FPGA_LF_ADC_READER_FIELD ( 1 )
|
|
|
|
// Options for LF_EDGE_DETECT
|
|
#define FPGA_LF_EDGE_DETECT_READER_FIELD ( 1 )
|
|
#define FPGA_LF_EDGE_DETECT_TOGGLE_MODE ( 2 )
|
|
|
|
// Options for the generic HF reader
|
|
#define FPGA_HF_READER_MODE_RECEIVE_IQ ( 0 )
|
|
#define FPGA_HF_READER_MODE_RECEIVE_AMPLITUDE ( 1 )
|
|
#define FPGA_HF_READER_MODE_RECEIVE_PHASE ( 2 )
|
|
#define FPGA_HF_READER_MODE_SEND_FULL_MOD ( 3 )
|
|
#define FPGA_HF_READER_MODE_SEND_SHALLOW_MOD ( 4 )
|
|
#define FPGA_HF_READER_MODE_SNIFF_IQ ( 5 )
|
|
#define FPGA_HF_READER_MODE_SNIFF_AMPLITUDE ( 6 )
|
|
#define FPGA_HF_READER_MODE_SNIFF_PHASE ( 7 )
|
|
#define FPGA_HF_READER_MODE_SEND_JAM ( 8 )
|
|
#define FPGA_HF_READER_MODE_SEND_SHALLOW_MOD_RDV4 ( 9 )
|
|
|
|
#define FPGA_HF_READER_SUBCARRIER_848_KHZ (0<<4)
|
|
#define FPGA_HF_READER_SUBCARRIER_424_KHZ (1<<4)
|
|
#define FPGA_HF_READER_SUBCARRIER_212_KHZ (2<<4)
|
|
#define FPGA_HF_READER_2SUBCARRIERS_424_484_KHZ (3<<4)
|
|
|
|
// Options for the HF simulated tag, how to modulate
|
|
#define FPGA_HF_SIMULATOR_NO_MODULATION ( 0 )
|
|
#define FPGA_HF_SIMULATOR_MODULATE_BPSK ( 1 )
|
|
#define FPGA_HF_SIMULATOR_MODULATE_212K ( 2 )
|
|
#define FPGA_HF_SIMULATOR_MODULATE_424K ( 4 )
|
|
#define FPGA_HF_SIMULATOR_MODULATE_424K_8BIT ( 5 )
|
|
|
|
// Options for ISO14443A
|
|
#define FPGA_HF_ISO14443A_SNIFFER ( 0 )
|
|
#define FPGA_HF_ISO14443A_TAGSIM_LISTEN ( 1 )
|
|
#define FPGA_HF_ISO14443A_TAGSIM_MOD ( 2 )
|
|
#define FPGA_HF_ISO14443A_READER_LISTEN ( 3 )
|
|
#define FPGA_HF_ISO14443A_READER_MOD ( 4 )
|
|
|
|
// Options for ISO18092 / Felica
|
|
#define FPGA_HF_ISO18092_FLAG_NOMOD ( 1 ) // 0001 disable modulation module
|
|
#define FPGA_HF_ISO18092_FLAG_424K ( 2 ) // 0010 should enable 414k mode (untested). No autodetect
|
|
#define FPGA_HF_ISO18092_FLAG_READER ( 4 ) // 0100 enables antenna power, to act as a reader instead of tag
|
|
|
|
void FpgaSendCommand(uint16_t cmd, uint16_t v);
|
|
void FpgaWriteConfWord(uint16_t v);
|
|
void FpgaEnableTracing(void);
|
|
void FpgaDisableTracing(void);
|
|
void FpgaDownloadAndGo(int bitstream_version);
|
|
// void FpgaGatherVersion(int bitstream_version, char *dst, int len);
|
|
void FpgaSetupSsc(uint16_t fpga_mode);
|
|
void SetupSpi(int mode);
|
|
bool FpgaSetupSscDma(uint8_t *buf, uint16_t len);
|
|
void Fpga_print_status(void);
|
|
int FpgaGetCurrent(void);
|
|
void SetAdcMuxFor(uint32_t whichGpio);
|
|
|
|
// extern and generel turn off the antenna method
|
|
void switch_off(void);
|
|
|
|
#endif
|