mirror of
https://github.com/RfidResearchGroup/proxmark3.git
synced 2024-12-26 18:12:34 +08:00
66 lines
1.8 KiB
Verilog
66 lines
1.8 KiB
Verilog
//-----------------------------------------------------------------------------
|
|
// Copyright (C) Proxmark3 contributors. See AUTHORS.md for details.
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// See LICENSE.txt for the text of the license.
|
|
//-----------------------------------------------------------------------------
|
|
|
|
module hi_sniffer(
|
|
ck_1356meg,
|
|
pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4,
|
|
adc_d, adc_clk,
|
|
ssp_frame, ssp_din, ssp_clk
|
|
);
|
|
input ck_1356meg;
|
|
output pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4;
|
|
input [7:0] adc_d;
|
|
output adc_clk;
|
|
output ssp_frame, ssp_din, ssp_clk;
|
|
|
|
// We are only snooping, all off.
|
|
assign pwr_hi = 1'b0;
|
|
assign pwr_lo = 1'b0;
|
|
assign pwr_oe1 = 1'b0;
|
|
assign pwr_oe2 = 1'b0;
|
|
assign pwr_oe3 = 1'b0;
|
|
assign pwr_oe4 = 1'b0;
|
|
|
|
reg ssp_frame;
|
|
reg [7:0] adc_d_out = 8'd0;
|
|
reg [2:0] ssp_cnt = 3'd0;
|
|
|
|
assign adc_clk = ck_1356meg;
|
|
assign ssp_clk = ~ck_1356meg;
|
|
|
|
always @(posedge ssp_clk)
|
|
begin
|
|
if(ssp_cnt[2:0] == 3'd7)
|
|
ssp_cnt[2:0] <= 3'd0;
|
|
else
|
|
ssp_cnt <= ssp_cnt + 1;
|
|
|
|
if(ssp_cnt[2:0] == 3'b000) // set frame length
|
|
begin
|
|
adc_d_out[7:0] <= adc_d;
|
|
ssp_frame <= 1'b1;
|
|
end
|
|
else
|
|
begin
|
|
adc_d_out[7:0] <= {1'b0, adc_d_out[7:1]};
|
|
ssp_frame <= 1'b0;
|
|
end
|
|
|
|
end
|
|
|
|
assign ssp_din = adc_d_out[0];
|
|
|
|
endmodule
|