|
tests
|
plotedge script: warn for numpy, matplotlib
|
2020-02-21 16:10:18 +01:00 |
|
clk_divider.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
fpga_hf.v
|
style
|
2020-01-12 17:30:29 +01:00 |
|
fpga_lf.bit
|
updated fpga lf image for hitag
|
2020-02-22 13:34:52 +01:00 |
|
fpga_lf.v
|
style
|
2020-01-12 17:30:29 +01:00 |
|
hi_flite.v
|
style
|
2020-01-12 17:30:29 +01:00 |
|
hi_iso14443a.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_read_rx_xcorr.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_read_tx.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_simulate.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
lf_edge_detect.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
lo_adc.v
|
assign direct
|
2020-01-28 22:06:40 +01:00 |
|
lo_edge_detect.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_passthru.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_read.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
lo_simulate.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lp20khz_1MSa_iir_filter.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
min_max_tracker.v
|
chg: hitag refactoring (@anon)
|
2020-01-01 18:18:34 +01:00 |
|
testbed_fpga.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
testbed_hi_read_tx.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
testbed_hi_simulate.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
testbed_lo_read.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
|
testbed_lo_simulate.v
|
typos
|
2019-08-06 13:51:10 +02:00 |
