mirror of
https://github.com/RfidResearchGroup/proxmark3.git
synced 2025-01-10 10:11:58 +08:00
6fb74b976f
FPGA_HF_READER_MODE_RECEIVE_AMPLITUDE | FPGA_HF_READER_2SUBCARRIERS_424_484_KHZ flags will return 2 fsk bits (same ones as in sniffing mode: '10' => 424kHz, '01' => 484kHz, '11' => unknown signal and '00' for no signal received) in addition to the signal amplitude (on 14 bits) on 424kHz. |
||
---|---|---|
.. | ||
tests | ||
clk_divider.v | ||
fpga.ucf | ||
fpga_felica.bit | ||
fpga_felica.v | ||
fpga_hf.bit | ||
fpga_hf.v | ||
fpga_hf_15.bit | ||
fpga_hf_15.v | ||
fpga_lf.bit | ||
fpga_lf.v | ||
go.bat | ||
hi_flite.v | ||
hi_get_trace.v | ||
hi_iso14443a.v | ||
hi_reader.v | ||
hi_reader_15.v | ||
hi_simulate.v | ||
hi_sniffer.v | ||
lf_edge_detect.v | ||
lo_adc.v | ||
lo_edge_detect.v | ||
lo_passthru.v | ||
lo_read.v | ||
lo_simulate.v | ||
lp20khz_1MSa_iir_filter.v | ||
Makefile | ||
min_max_tracker.v | ||
sim.tcl | ||
testbed_fpga.v | ||
testbed_hi_read_tx.v | ||
testbed_hi_simulate.v | ||
testbed_lo_read.v | ||
testbed_lo_simulate.v | ||
util.v | ||
xst_felica.scr | ||
xst_hf.scr | ||
xst_hf_15.scr | ||
xst_lf.scr |