2010-02-20 21:24:25 +00:00
//-----------------------------------------------------------------------------
// Jonathan Westhues, Mar 2006
// Edits by Gerhard de Koning Gans, Sep 2007 (##)
2010-02-21 00:12:52 +00:00
//
// This code is licensed to you under the terms of the GNU GPL, version 2 or,
// at your option, any later version. See the LICENSE.txt file for the text of
// the license.
//-----------------------------------------------------------------------------
// The main application code. This is the first thing called after start.c
// executes.
2010-02-20 21:24:25 +00:00
//-----------------------------------------------------------------------------
2019-08-08 16:57:33 +02:00
# include "appmain.h"
2019-10-15 14:21:26 +02:00
# include "clocks.h"
2015-05-26 11:04:57 +02:00
# include "usb_cdc.h"
2019-08-08 16:57:33 +02:00
# include "proxmark3_arm.h"
# include "dbprint.h"
2019-07-16 14:50:38 +03:00
# include "pmflash.h"
2018-07-28 14:25:12 +02:00
# include "fpga.h"
2020-01-12 16:45:24 +01:00
# include "fpga.h"
2019-08-08 16:57:33 +02:00
# include "fpgaloader.h"
2010-02-21 00:10:28 +00:00
# include "string.h"
2020-08-06 20:40:46 +02:00
# include "printf.h"
2010-02-20 21:24:25 +00:00
# include "legicrf.h"
2019-08-08 16:57:33 +02:00
# include "BigBuf.h"
# include "iso14443a.h"
# include "iso14443b.h"
# include "iso15693.h"
# include "thinfilm.h"
# include "felica.h"
# include "hitag2.h"
# include "hitagS.h"
2020-06-15 14:32:34 +02:00
# include "em4x50.h"
2020-12-05 17:47:03 -05:00
# include "em4x70.h"
2019-08-08 16:57:33 +02:00
# include "iclass.h"
2018-09-05 22:23:25 +02:00
# include "legicrfsim.h"
2020-08-21 17:58:07 +02:00
//#include "cryptorfsim.h"
2019-08-08 16:57:33 +02:00
# include "epa.h"
# include "hfsnoop.h"
# include "lfops.h"
2015-01-30 23:03:44 +01:00
# include "lfsampling.h"
2019-08-08 16:57:33 +02:00
# include "mifarecmd.h"
# include "mifaredesfire.h"
2019-04-07 11:41:43 +02:00
# include "mifaresim.h"
2019-08-08 16:57:33 +02:00
# include "pcf7931.h"
# include "Standalone/standalone.h"
# include "util.h"
# include "ticks.h"
2020-03-09 11:02:26 +01:00
# include "commonutil.h"
2020-10-26 00:38:13 +01:00
# include "crc16.h"
2018-05-22 12:09:17 +02:00
2021-04-04 17:06:48 +02:00
2010-02-20 21:24:25 +00:00
# ifdef WITH_LCD
2021-01-31 01:07:51 +01:00
# include "LCD_disabled.h"
2010-02-20 21:24:25 +00:00
# endif
2018-04-08 10:51:19 +02:00
# ifdef WITH_SMARTCARD
2018-07-04 12:19:04 +02:00
# include "i2c.h"
2018-04-08 10:51:19 +02:00
# endif
2019-05-03 22:30:17 +02:00
# ifdef WITH_FPC_USART
2018-09-06 05:15:52 +02:00
# include "usart.h"
# endif
2018-09-16 20:47:23 +02:00
# ifdef WITH_FLASH
# include "flashmem.h"
2019-07-22 22:56:06 +02:00
# include "spiffs.h"
2018-09-16 20:47:23 +02:00
# endif
2020-11-05 23:05:52 +01:00
int DBGLEVEL = DBG_ERROR ;
uint8_t g_trigger = 0 ;
bool g_hf_field_active = false ;
2021-05-25 16:47:13 +02:00
extern uint32_t _stack_start [ ] , _stack_end [ ] ;
2010-02-20 21:24:25 +00:00
struct common_area common_area __attribute__ ( ( section ( " .commonarea " ) ) ) ;
2020-05-19 17:25:50 +02:00
static int button_status = BUTTON_NO_CLICK ;
2020-05-19 17:05:43 +02:00
static bool allow_send_wtx = false ;
2021-03-07 23:43:53 +01:00
uint16_t tearoff_delay_us = 0 ;
bool tearoff_enabled = false ;
2020-10-09 01:52:42 +02:00
int tearoff_hook ( void ) {
if ( tearoff_enabled ) {
if ( tearoff_delay_us = = 0 ) {
Dbprintf ( _RED_ ( " No tear-off delay configured! " ) ) ;
return PM3_SUCCESS ; // SUCCESS = the hook didn't do anything
}
2020-10-09 14:55:17 +02:00
SpinDelayUsPrecision ( tearoff_delay_us ) ;
2020-10-09 01:52:42 +02:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
tearoff_enabled = false ;
Dbprintf ( _YELLOW_ ( " Tear-off triggered! " ) ) ;
return PM3_ETEAROFF ;
} else {
return PM3_SUCCESS ; // SUCCESS = the hook didn't do anything
}
}
2010-02-20 21:24:25 +00:00
2020-11-05 23:05:52 +01:00
void hf_field_off ( void ) {
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
LEDsoff ( ) ;
g_hf_field_active = false ;
}
2020-08-15 11:00:27 +02:00
void send_wtx ( uint16_t wtx ) {
2019-08-08 16:57:33 +02:00
if ( allow_send_wtx ) {
reply_ng ( CMD_WTX , PM3_SUCCESS , ( uint8_t * ) & wtx , sizeof ( wtx ) ) ;
}
}
2010-02-20 21:24:25 +00:00
//-----------------------------------------------------------------------------
// Read an ADC channel and block till it completes, then return the result
2020-06-09 23:37:56 +02:00
// in ADC units (0 to 1023). Also a routine to sum up a number of samples and
2010-02-20 21:24:25 +00:00
// return that.
//-----------------------------------------------------------------------------
2019-03-10 11:20:22 +01:00
static uint16_t ReadAdc ( int ch ) {
2015-02-03 07:21:57 +01:00
2019-03-09 20:34:41 +01:00
// Note: ADC_MODE_PRESCALE and ADC_MODE_SAMPLE_HOLD_TIME are set to the maximum allowed value.
// AMPL_HI is are high impedance (10MOhm || 1MOhm) output, the input capacitance of the ADC is 12pF (typical). This results in a time constant
// of RC = (0.91MOhm) * 12pF = 10.9us. Even after the maximum configurable sample&hold time of 40us the input capacitor will not be fully charged.
//
// The maths are:
// If there is a voltage v_in at the input, the voltage v_cap at the capacitor (this is what we are measuring) will be
//
// v_cap = v_in * (1 - exp(-SHTIM/RC)) = v_in * (1 - exp(-40us/10.9us)) = v_in * 0,97 (i.e. an error of 3%)
2010-02-20 21:24:25 +00:00
2019-03-09 20:34:41 +01:00
AT91C_BASE_ADC - > ADC_CR = AT91C_ADC_SWRST ;
2019-03-09 08:59:13 +01:00
AT91C_BASE_ADC - > ADC_MR =
2019-03-10 00:00:59 +01:00
ADC_MODE_PRESCALE ( 63 ) // ADC_CLK = MCK / ((63+1) * 2) = 48MHz / 128 = 375kHz
| ADC_MODE_STARTUP_TIME ( 1 ) // Startup Time = (1+1) * 8 / ADC_CLK = 16 / 375kHz = 42,7us Note: must be > 20us
| ADC_MODE_SAMPLE_HOLD_TIME ( 15 ) ; // Sample & Hold Time SHTIM = 15 / ADC_CLK = 15 / 375kHz = 40us
2018-01-09 14:53:17 +01:00
2019-03-09 20:34:41 +01:00
AT91C_BASE_ADC - > ADC_CHER = ADC_CHANNEL ( ch ) ;
AT91C_BASE_ADC - > ADC_CR = AT91C_ADC_START ;
2015-02-03 07:21:57 +01:00
2019-03-09 20:34:41 +01:00
while ( ! ( AT91C_BASE_ADC - > ADC_SR & ADC_END_OF_CONVERSION ( ch ) ) ) { } ;
2018-01-09 14:53:17 +01:00
2019-03-09 20:34:41 +01:00
return ( AT91C_BASE_ADC - > ADC_CDR [ ch ] & 0x3FF ) ;
2010-02-20 21:24:25 +00:00
}
2019-03-09 08:59:13 +01:00
// was static - merlok
2020-06-10 00:06:18 +02:00
uint16_t AvgAdc ( int ch ) {
return SumAdc ( ch , 32 ) > > 5 ;
}
2020-06-09 23:37:56 +02:00
uint16_t SumAdc ( int ch , int NbSamples ) {
2019-03-09 20:34:41 +01:00
uint16_t a = 0 ;
2020-06-09 23:37:56 +02:00
for ( uint8_t i = 0 ; i < NbSamples ; i + + )
2019-03-09 20:34:41 +01:00
a + = ReadAdc ( ch ) ;
2020-06-09 23:37:56 +02:00
return ( a + ( NbSamples > > 1 ) - 1 ) ;
2010-02-20 21:24:25 +00:00
}
2020-05-10 16:59:38 +02:00
static void MeasureAntennaTuning ( void ) {
2010-02-20 21:24:25 +00:00
2019-10-03 16:15:47 +02:00
uint32_t peak = 0 ;
// in mVolt
struct p {
uint32_t v_lf134 ;
uint32_t v_lf125 ;
uint32_t v_lfconf ;
uint32_t v_hf ;
uint32_t peak_v ;
uint32_t peak_f ;
int divisor ;
uint8_t results [ 256 ] ;
} PACKED payload ;
memset ( payload . results , 0 , sizeof ( payload . results ) ) ;
sample_config * sc = getSamplingConfig ( ) ;
payload . divisor = sc - > divisor ;
2016-09-01 00:52:54 +02:00
2019-03-09 20:34:41 +01:00
LED_B_ON ( ) ;
2010-02-20 21:24:25 +00:00
2019-03-10 00:00:59 +01:00
/*
* Sweeps the useful LF range of the proxmark from
* 46.8 kHz ( divisor = 255 ) to 600 kHz ( divisor = 19 ) and
* read the voltage in the antenna , the result left
* in the buffer is a graph which should clearly show
* the resonating frequency of your LF antenna
* ( hopefully around 95 if it is tuned to 125 kHz ! )
*/
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2020-01-01 18:18:34 +01:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_LF_READER | FPGA_LF_ADC_READER_FIELD ) ;
2019-03-09 20:34:41 +01:00
SpinDelay ( 50 ) ;
2019-03-09 08:59:13 +01:00
2019-10-03 16:15:47 +02:00
for ( uint8_t i = 255 ; i > = 19 ; i - - ) {
2019-03-09 20:34:41 +01:00
WDT_HIT ( ) ;
FpgaSendCommand ( FPGA_CMD_SET_DIVISOR , i ) ;
SpinDelay ( 20 ) ;
2020-06-09 23:37:56 +02:00
uint32_t adcval = ( ( MAX_ADC_LF_VOLTAGE * ( SumAdc ( ADC_CHAN_LF , 32 ) > > 1 ) ) > > 14 ) ;
2019-10-03 18:25:21 +02:00
if ( i = = LF_DIVISOR_125 )
2019-10-03 16:15:47 +02:00
payload . v_lf125 = adcval ; // voltage at 125kHz
2019-10-03 18:25:21 +02:00
if ( i = = LF_DIVISOR_134 )
2019-10-03 16:15:47 +02:00
payload . v_lf134 = adcval ; // voltage at 134kHz
if ( i = = sc - > divisor )
2021-04-16 01:19:11 +02:00
payload . v_lfconf = adcval ; // voltage at `lf config --divisor`
2019-10-03 16:15:47 +02:00
payload . results [ i ] = adcval > > 9 ; // scale int to fit in byte for graphing purposes
2010-02-20 21:24:25 +00:00
2019-10-03 16:15:47 +02:00
if ( payload . results [ i ] > peak ) {
payload . peak_v = adcval ;
payload . peak_f = i ;
peak = payload . results [ i ] ;
2019-03-09 20:34:41 +01:00
}
}
LED_A_ON ( ) ;
// Let the FPGA drive the high-frequency antenna around 13.56 MHz.
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
2020-07-02 12:36:49 +02:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_HF_READER ) ;
2019-03-09 20:34:41 +01:00
SpinDelay ( 50 ) ;
2019-10-03 16:15:47 +02:00
2020-02-12 10:29:00 +01:00
# if defined RDV4
2020-06-09 23:37:56 +02:00
payload . v_hf = ( MAX_ADC_HF_VOLTAGE_RDV40 * SumAdc ( ADC_CHAN_HF_RDV40 , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# else
2020-06-09 23:37:56 +02:00
payload . v_hf = ( MAX_ADC_HF_VOLTAGE * SumAdc ( ADC_CHAN_HF , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# endif
2019-03-09 20:34:41 +01:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
2019-10-13 00:48:26 +02:00
reply_ng ( CMD_MEASURE_ANTENNA_TUNING , PM3_SUCCESS , ( uint8_t * ) & payload , sizeof ( payload ) ) ;
2019-03-09 20:34:41 +01:00
LEDsoff ( ) ;
2010-02-20 21:24:25 +00:00
}
2019-09-24 14:59:05 +02:00
// Measure HF in milliVolt
2020-05-10 16:59:38 +02:00
static uint16_t MeasureAntennaTuningHfData ( void ) {
2020-02-12 10:29:00 +01:00
# if defined RDV4
2020-06-10 00:06:18 +02:00
return ( MAX_ADC_HF_VOLTAGE_RDV40 * SumAdc ( ADC_CHAN_HF_RDV40 , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# else
2020-06-10 00:06:18 +02:00
return ( MAX_ADC_HF_VOLTAGE * SumAdc ( ADC_CHAN_HF , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# endif
2010-02-20 21:24:25 +00:00
}
2019-09-24 14:59:05 +02:00
// Measure LF in milliVolt
2020-05-10 16:59:38 +02:00
static uint32_t MeasureAntennaTuningLfData ( void ) {
2020-06-09 23:37:56 +02:00
return ( MAX_ADC_LF_VOLTAGE * ( SumAdc ( ADC_CHAN_LF , 32 ) > > 1 ) ) > > 14 ;
2019-09-24 13:06:43 +02:00
}
2020-06-18 11:55:27 +02:00
void print_stack_usage ( void ) {
2021-05-25 16:47:13 +02:00
for ( uint32_t * p = _stack_start ; ; + + p ) {
2020-06-18 11:55:27 +02:00
if ( * p ! = 0xdeadbeef ) {
2021-05-25 16:47:13 +02:00
Dbprintf ( " Max stack usage......... %d / %d bytes " , ( uint32_t ) _stack_end - ( uint32_t ) p , ( uint32_t ) _stack_end - ( uint32_t ) _stack_start ) ;
2020-06-18 11:55:27 +02:00
break ;
}
}
}
2019-03-10 11:20:22 +01:00
void ReadMem ( int addr ) {
2019-03-09 20:34:41 +01:00
const uint8_t * data = ( ( uint8_t * ) addr ) ;
2010-02-20 21:24:25 +00:00
2017-10-20 15:29:33 +02:00
Dbprintf ( " %x: %02x %02x %02x %02x %02x %02x %02x %02x " , addr , data [ 0 ] , data [ 1 ] , data [ 2 ] , data [ 3 ] , data [ 4 ] , data [ 5 ] , data [ 6 ] , data [ 7 ] ) ;
2010-02-20 21:24:25 +00:00
}
2020-05-20 15:53:47 +02:00
/* osimage version information is linked in, cf commonutil.h */
2010-02-20 21:24:25 +00:00
/* bootrom version information is pointed to from _bootphase1_version_pointer */
2021-05-25 16:47:13 +02:00
extern uint32_t _bootphase1_version_pointer [ ] , _flash_start [ ] , _flash_end [ ] , __data_src_start__ [ ] ;
2020-12-28 22:48:41 +01:00
# ifdef WITH_NO_COMPRESSION
2021-05-25 16:47:13 +02:00
extern uint32_t _bootrom_end [ ] , _bootrom_start [ ] , __os_size__ [ ] ;
2020-12-28 22:48:41 +01:00
# endif
2020-05-10 16:59:38 +02:00
static void SendVersion ( void ) {
2019-05-20 04:28:34 -04:00
char temp [ PM3_CMD_DATA_SIZE - 12 ] ; /* Limited data payload in USB packets */
char VersionString [ PM3_CMD_DATA_SIZE - 12 ] = { ' \0 ' } ;
2019-03-09 20:34:41 +01:00
/* Try to find the bootrom version information. Expect to find a pointer at
* symbol _bootphase1_version_pointer , perform slight sanity checks on the
* pointer , then use it .
*/
2021-05-25 16:47:13 +02:00
// dummy casting to avoid "dereferencing type-punned pointer breaking strict-aliasing rules" errors
uint32_t bootrom_version_ptr = ( uint32_t ) _bootphase1_version_pointer ;
char * bootrom_version = * ( char * * ) ( bootrom_version_ptr ) ;
2019-03-09 20:34:41 +01:00
2020-08-21 17:58:07 +02:00
strncat ( VersionString , " [ " _YELLOW_ ( " ARM " ) " ] \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-03-09 20:34:41 +01:00
2021-05-25 16:47:13 +02:00
if ( ( uint32_t ) bootrom_version < ( uint32_t ) _flash_start | | ( uint32_t ) bootrom_version > = ( uint32_t ) _flash_end ) {
2019-03-09 20:34:41 +01:00
strcat ( VersionString , " bootrom version information appears invalid \n " ) ;
} else {
2019-07-09 22:49:57 +02:00
FormatVersionInformation ( temp , sizeof ( temp ) , " bootrom: " , bootrom_version ) ;
2019-03-09 20:34:41 +01:00
strncat ( VersionString , temp , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2020-05-20 15:53:47 +02:00
strncat ( VersionString , " \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-03-09 20:34:41 +01:00
}
2019-07-09 22:49:57 +02:00
FormatVersionInformation ( temp , sizeof ( temp ) , " os: " , & version_information ) ;
2019-03-09 20:34:41 +01:00
strncat ( VersionString , temp , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2020-05-20 15:53:47 +02:00
strncat ( VersionString , " \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-03-09 20:34:41 +01:00
2019-07-05 14:43:28 +02:00
# if defined(__clang__)
2019-07-13 00:38:30 +02:00
strncat ( VersionString , " compiled with Clang/LLVM " __VERSION__ " \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-07-05 14:43:28 +02:00
# elif defined(__GNUC__) || defined(__GNUG__)
2019-07-13 00:38:30 +02:00
strncat ( VersionString , " compiled with GCC " __VERSION__ " \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-07-05 14:43:28 +02:00
# endif
2020-08-21 17:58:07 +02:00
strncat ( VersionString , " \n [ " _YELLOW_ ( " FPGA " ) " ] \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-03-09 20:34:41 +01:00
2020-05-19 17:43:13 +02:00
for ( int i = 0 ; i < g_fpga_bitstream_num ; i + + ) {
strncat ( VersionString , g_fpga_version_information [ i ] , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
if ( i < g_fpga_bitstream_num - 1 ) {
2019-07-09 22:49:57 +02:00
strncat ( VersionString , " \n " , sizeof ( VersionString ) - strlen ( VersionString ) - 1 ) ;
2019-03-09 20:34:41 +01:00
}
}
2020-12-28 22:48:41 +01:00
# ifndef WITH_NO_COMPRESSION
2019-03-09 20:34:41 +01:00
// Send Chip ID and used flash memory
2021-05-25 16:47:13 +02:00
uint32_t text_and_rodata_section_size = ( uint32_t ) __data_src_start__ - ( uint32_t ) _flash_start ;
2019-03-09 20:34:41 +01:00
uint32_t compressed_data_section_size = common_area . arg1 ;
2020-12-28 22:48:41 +01:00
# endif
2019-05-20 04:28:34 -04:00
struct p {
uint32_t id ;
uint32_t section_size ;
uint32_t versionstr_len ;
char versionstr [ PM3_CMD_DATA_SIZE - 12 ] ;
} PACKED ;
struct p payload ;
payload . id = * ( AT91C_DBGU_CIDR ) ;
2020-12-28 22:48:41 +01:00
# ifdef WITH_NO_COMPRESSION
2021-05-25 16:47:13 +02:00
payload . section_size = ( uint32_t ) _bootrom_end - ( uint32_t ) _bootrom_start + ( uint32_t ) __os_size__ ;
2020-12-28 22:48:41 +01:00
# else
2019-05-20 04:28:34 -04:00
payload . section_size = text_and_rodata_section_size + compressed_data_section_size ;
2020-12-28 22:48:41 +01:00
# endif
2019-06-30 04:18:03 -04:00
payload . versionstr_len = strlen ( VersionString ) + 1 ;
memcpy ( payload . versionstr , VersionString , payload . versionstr_len ) ;
2019-05-20 04:28:34 -04:00
2019-06-30 04:18:03 -04:00
reply_ng ( CMD_VERSION , PM3_SUCCESS , ( uint8_t * ) & payload , 12 + payload . versionstr_len ) ;
2010-02-20 21:24:25 +00:00
}
2015-07-31 10:37:24 +02:00
2020-05-10 16:59:38 +02:00
static void TimingIntervalAcquisition ( void ) {
2019-10-15 14:21:26 +02:00
// trigger new acquisition by turning main oscillator off and on
mck_from_pll_to_slck ( ) ;
2019-10-15 18:07:24 +02:00
mck_from_slck_to_pll ( ) ;
2019-10-15 14:21:26 +02:00
// wait for MCFR and recompute RTMR scaler
StartTickCount ( ) ;
}
2020-07-13 17:56:19 +02:00
static void print_debug_level ( void ) {
char dbglvlstr [ 20 ] = { 0 } ;
2020-08-13 12:25:04 +02:00
switch ( DBGLEVEL ) {
2020-07-13 17:56:19 +02:00
case DBG_NONE :
2021-05-11 16:11:33 +02:00
sprintf ( dbglvlstr , " none " ) ;
2020-07-13 17:56:19 +02:00
break ;
case DBG_ERROR :
2021-05-11 16:11:33 +02:00
sprintf ( dbglvlstr , " error " ) ;
2020-07-13 17:56:19 +02:00
break ;
case DBG_INFO :
2021-05-11 16:11:33 +02:00
sprintf ( dbglvlstr , " info " ) ;
2020-07-13 17:56:19 +02:00
break ;
case DBG_DEBUG :
2021-05-11 16:11:33 +02:00
sprintf ( dbglvlstr , " debug " ) ;
2020-07-13 17:56:19 +02:00
break ;
2020-08-13 12:25:04 +02:00
case DBG_EXTENDED :
2021-05-11 16:11:33 +02:00
sprintf ( dbglvlstr , " extended " ) ;
2020-07-13 17:56:19 +02:00
break ;
}
2021-05-11 16:11:33 +02:00
Dbprintf ( " Debug log level......... %d ( " _YELLOW_ ( " %s " ) " ) " , DBGLEVEL , dbglvlstr ) ;
2020-07-13 17:56:19 +02:00
}
2019-05-05 00:02:33 +02:00
// measure the Connection Speed by sending SpeedTestBufferSize bytes to client and measuring the elapsed time.
2019-04-21 17:34:56 +02:00
// Note: this mimics GetFromBigbuf(), i.e. we have the overhead of the PacketCommandNG structure included.
2020-05-10 16:59:38 +02:00
static void printConnSpeed ( void ) {
2020-06-11 19:20:59 +02:00
DbpString ( _CYAN_ ( " Transfer Speed " ) ) ;
2019-04-26 13:07:45 +02:00
Dbprintf ( " Sending packets to client... " ) ;
2019-03-09 20:34:41 +01:00
2019-05-05 00:02:33 +02:00
# define CONN_SPEED_TEST_MIN_TIME 500 // in milliseconds
2019-03-09 20:34:41 +01:00
uint8_t * test_data = BigBuf_get_addr ( ) ;
2019-05-23 00:39:50 +02:00
uint32_t start_time = GetTickCount ( ) ;
uint32_t delta_time = 0 ;
2019-03-09 20:34:41 +01:00
uint32_t bytes_transferred = 0 ;
LED_B_ON ( ) ;
2019-04-17 22:08:10 +02:00
2019-05-23 00:39:50 +02:00
while ( delta_time < CONN_SPEED_TEST_MIN_TIME ) {
2019-05-04 23:56:59 +02:00
reply_ng ( CMD_DOWNLOADED_BIGBUF , PM3_SUCCESS , test_data , PM3_CMD_DATA_SIZE ) ;
2019-04-30 21:10:11 +02:00
bytes_transferred + = PM3_CMD_DATA_SIZE ;
2019-05-23 00:39:50 +02:00
delta_time = GetTickCountDelta ( start_time ) ;
2019-03-09 20:34:41 +01:00
}
LED_B_OFF ( ) ;
2021-05-11 16:11:33 +02:00
Dbprintf ( " Time elapsed................... %dms " , delta_time ) ;
Dbprintf ( " Bytes transferred.............. %d " , bytes_transferred ) ;
Dbprintf ( " Transfer Speed PM3 -> Client... " _YELLOW_ ( " %d " ) " bytes/s " , 1000 * bytes_transferred / delta_time ) ;
2015-07-31 10:37:24 +02:00
}
2019-03-09 08:59:13 +01:00
2015-07-22 23:00:52 +02:00
/**
* Prints runtime information about the PM3 .
* */
2020-05-10 16:59:38 +02:00
static void SendStatus ( void ) {
2019-03-09 20:34:41 +01:00
BigBuf_print_status ( ) ;
Fpga_print_status ( ) ;
2019-03-09 08:59:13 +01:00
# ifdef WITH_FLASH
2019-03-09 20:34:41 +01:00
Flashmem_print_status ( ) ;
2018-09-16 20:47:23 +02:00
# endif
2019-03-09 08:59:13 +01:00
# ifdef WITH_SMARTCARD
2019-03-09 20:34:41 +01:00
I2C_print_status ( ) ;
2019-03-09 08:59:13 +01:00
# endif
2018-04-18 16:17:49 +02:00
# ifdef WITH_LF
2020-09-07 00:48:36 +02:00
printLFConfig ( ) ; // LF Sampling config
2019-03-09 20:34:41 +01:00
printT55xxConfig ( ) ; // LF T55XX Config
2020-09-07 00:48:36 +02:00
# endif
# ifdef WITH_ISO14443a
printHf14aConfig ( ) ; // HF 14a config
2019-03-09 08:59:13 +01:00
# endif
2019-05-05 00:02:33 +02:00
printConnSpeed ( ) ;
2020-06-11 19:20:59 +02:00
DbpString ( _CYAN_ ( " Various " ) ) ;
2020-06-18 11:55:27 +02:00
print_stack_usage ( ) ;
2020-07-13 17:56:19 +02:00
print_debug_level ( ) ;
2020-08-13 12:25:04 +02:00
2020-07-13 17:56:19 +02:00
tosend_t * ts = get_tosend ( ) ;
2021-05-11 16:11:33 +02:00
Dbprintf ( " ToSendMax............... %d " , ts - > max ) ;
Dbprintf ( " ToSend BUFFERSIZE....... %d " , TOSEND_BUFFER_SIZE ) ;
2019-08-06 13:42:17 +02:00
while ( ( AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINRDY ) = = 0 ) ; // Wait for MAINF value to become available...
uint16_t mainf = AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINF ; // Get # main clocks within 16 slow clocks
2021-05-11 16:11:33 +02:00
Dbprintf ( " Slow clock.............. %d Hz " , ( 16 * MAINCK ) / mainf ) ;
2019-10-15 14:07:20 +02:00
uint32_t delta_time = 0 ;
uint32_t start_time = GetTickCount ( ) ;
2019-10-17 13:58:22 +02:00
# define SLCK_CHECK_MS 50
2019-10-15 18:53:29 +02:00
SpinDelay ( SLCK_CHECK_MS ) ;
2019-10-15 14:07:20 +02:00
delta_time = GetTickCountDelta ( start_time ) ;
if ( ( delta_time < SLCK_CHECK_MS - 1 ) | | ( delta_time > SLCK_CHECK_MS + 1 ) ) {
// error > 2% with SLCK_CHECK_MS=50
Dbprintf ( _RED_ ( " Slow Clock speed change detected, TIA needed " ) ) ;
Dbprintf ( _YELLOW_ ( " Slow Clock actual speed seems closer to %d kHz " ) ,
2019-10-17 13:58:22 +02:00
( 16 * MAINCK / 1000 ) / mainf * delta_time / SLCK_CHECK_MS ) ;
2019-10-15 14:07:20 +02:00
}
2020-06-11 19:20:59 +02:00
DbpString ( _CYAN_ ( " Installed StandAlone Mode " ) ) ;
2019-04-25 21:44:34 +02:00
ModInfo ( ) ;
2019-05-14 16:20:34 -04:00
# ifdef WITH_FLASH
2019-05-14 14:57:56 -04:00
Flashmem_print_info ( ) ;
2019-05-14 16:20:34 -04:00
# endif
2021-05-11 16:11:33 +02:00
DbpString ( " " ) ;
2019-09-17 19:13:00 +02:00
reply_ng ( CMD_STATUS , PM3_SUCCESS , NULL , 0 ) ;
2015-07-22 23:00:52 +02:00
}
2010-02-20 21:24:25 +00:00
2020-05-10 16:59:38 +02:00
static void SendCapabilities ( void ) {
2019-04-27 02:46:20 +02:00
capabilities_t capabilities ;
2019-05-10 19:00:18 +02:00
capabilities . version = CAPABILITIES_VERSION ;
2020-05-19 17:05:43 +02:00
capabilities . via_fpc = g_reply_via_fpc ;
capabilities . via_usb = g_reply_via_usb ;
2020-06-10 23:03:03 +02:00
capabilities . bigbuf_size = BigBuf_get_size ( ) ;
2019-05-15 16:56:54 +02:00
capabilities . baudrate = 0 ; // no real baudrate for USB-CDC
# ifdef WITH_FPC_USART
2020-05-19 17:05:43 +02:00
if ( g_reply_via_fpc )
capabilities . baudrate = g_usart_baudrate ;
2019-05-15 16:56:54 +02:00
# endif
2019-05-01 17:19:37 +02:00
# ifdef WITH_FLASH
capabilities . compiled_with_flash = true ;
2019-05-03 22:30:17 +02:00
capabilities . hw_available_flash = FlashInit ( ) ;
2019-05-01 17:19:37 +02:00
# else
capabilities . compiled_with_flash = false ;
2019-05-03 09:04:28 +02:00
capabilities . hw_available_flash = false ;
2019-05-01 17:19:37 +02:00
# endif
# ifdef WITH_SMARTCARD
capabilities . compiled_with_smartcard = true ;
2019-05-03 09:04:28 +02:00
uint8_t maj , min ;
capabilities . hw_available_smartcard = I2C_get_version ( & maj , & min ) = = PM3_SUCCESS ;
2019-05-01 17:19:37 +02:00
# else
capabilities . compiled_with_smartcard = false ;
2019-05-03 09:04:28 +02:00
capabilities . hw_available_smartcard = false ;
2019-05-01 17:19:37 +02:00
# endif
2019-05-03 22:30:17 +02:00
# ifdef WITH_FPC_USART
capabilities . compiled_with_fpc_usart = true ;
# else
capabilities . compiled_with_fpc_usart = false ;
# endif
# ifdef WITH_FPC_USART_DEV
capabilities . compiled_with_fpc_usart_dev = true ;
2019-05-01 17:19:37 +02:00
# else
2019-05-03 22:30:17 +02:00
capabilities . compiled_with_fpc_usart_dev = false ;
2019-05-01 17:19:37 +02:00
# endif
2019-05-03 22:30:17 +02:00
# ifdef WITH_FPC_USART_HOST
capabilities . compiled_with_fpc_usart_host = true ;
2019-05-01 17:19:37 +02:00
# else
2019-05-03 22:30:17 +02:00
capabilities . compiled_with_fpc_usart_host = false ;
2019-05-01 17:19:37 +02:00
# endif
# ifdef WITH_LF
capabilities . compiled_with_lf = true ;
# else
capabilities . compiled_with_lf = false ;
# endif
# ifdef WITH_HITAG
capabilities . compiled_with_hitag = true ;
# else
capabilities . compiled_with_hitag = false ;
# endif
2020-06-15 14:32:34 +02:00
# ifdef WITH_EM4x50
capabilities . compiled_with_em4x50 = true ;
# else
capabilities . compiled_with_em4x50 = false ;
# endif
2020-12-05 17:47:03 -05:00
# ifdef WITH_EM4x70
capabilities . compiled_with_em4x70 = true ;
# else
capabilities . compiled_with_em4x70 = false ;
# endif
2019-05-01 17:19:37 +02:00
# ifdef WITH_HFSNIFF
capabilities . compiled_with_hfsniff = true ;
# else
capabilities . compiled_with_hfsniff = false ;
# endif
2020-01-12 16:45:24 +01:00
# ifdef WITH_HFPLOT
capabilities . compiled_with_hfplot = true ;
# else
capabilities . compiled_with_hfplot = false ;
# endif
2019-05-01 17:19:37 +02:00
# ifdef WITH_ISO14443a
capabilities . compiled_with_iso14443a = true ;
# else
capabilities . compiled_with_iso14443a = false ;
# endif
# ifdef WITH_ISO14443b
capabilities . compiled_with_iso14443b = true ;
# else
capabilities . compiled_with_iso14443b = false ;
# endif
# ifdef WITH_ISO15693
capabilities . compiled_with_iso15693 = true ;
# else
capabilities . compiled_with_iso15693 = false ;
# endif
# ifdef WITH_FELICA
capabilities . compiled_with_felica = true ;
# else
capabilities . compiled_with_felica = false ;
# endif
# ifdef WITH_LEGICRF
capabilities . compiled_with_legicrf = true ;
# else
capabilities . compiled_with_legicrf = false ;
# endif
# ifdef WITH_ICLASS
capabilities . compiled_with_iclass = true ;
# else
capabilities . compiled_with_iclass = false ;
# endif
2019-08-03 21:17:52 +02:00
# ifdef WITH_NFCBARCODE
capabilities . compiled_with_nfcbarcode = true ;
# else
capabilities . compiled_with_nfcbarcode = false ;
# endif
2019-05-01 17:19:37 +02:00
# ifdef WITH_LCD
capabilities . compiled_with_lcd = true ;
# else
capabilities . compiled_with_lcd = false ;
# endif
2019-04-27 02:46:20 +02:00
reply_ng ( CMD_CAPABILITIES , PM3_SUCCESS , ( uint8_t * ) & capabilities , sizeof ( capabilities ) ) ;
}
2017-08-26 12:57:18 +02:00
// Show some leds in a pattern to identify StandAlone mod is running
2019-03-10 11:20:22 +01:00
void StandAloneMode ( void ) {
2020-08-12 13:00:30 +02:00
DbpString ( " " ) ;
2019-09-12 09:58:05 +02:00
DbpString ( " Stand-alone mode, no computer necessary " ) ;
2019-03-09 20:34:41 +01:00
SpinDown ( 50 ) ;
2019-09-12 09:58:05 +02:00
SpinDelay ( 50 ) ;
2018-11-16 02:52:42 +01:00
SpinUp ( 50 ) ;
2019-09-12 09:58:05 +02:00
SpinDelay ( 50 ) ;
2018-11-16 02:52:42 +01:00
SpinDown ( 50 ) ;
2015-07-22 23:00:52 +02:00
}
2010-02-20 21:24:25 +00:00
/*
OBJECTIVE
Listen and detect an external reader . Determine the best location
for the antenna .
INSTRUCTIONS :
Inside the ListenReaderField ( ) function , there is two mode .
By default , when you call the function , you will enter mode 1.
If you press the PM3 button one time , you will enter mode 2.
If you press the PM3 button a second time , you will exit the function .
DESCRIPTION OF MODE 1 :
This mode just listens for an external reader field and lights up green
for HF and / or red for LF . This is the original mode of the detectreader
function .
DESCRIPTION OF MODE 2 :
This mode will visually represent , using the LEDs , the actual strength of the
current compared to the maximum current detected . Basically , once you know
what kind of external reader is present , it will help you spot the best location to place
your antenna . You will probably not get some good results if there is a LF and a HF reader
at the same place ! : - )
*/
2019-04-26 01:31:14 +02:00
# define LIGHT_LEVELS 20
2010-02-20 21:24:25 +00:00
2019-05-20 04:28:34 -04:00
void ListenReaderField ( uint8_t limit ) {
2019-03-09 20:34:41 +01:00
# define LF_ONLY 1
# define HF_ONLY 2
2020-06-10 01:08:49 +02:00
# define REPORT_CHANGE 1000 // report new values only if they have changed at least by REPORT_CHANGE mV
2019-03-09 20:34:41 +01:00
2019-04-27 12:01:22 +02:00
uint16_t lf_av = 0 , lf_av_new , lf_baseline = 0 , lf_max = 0 ;
uint16_t hf_av = 0 , hf_av_new , hf_baseline = 0 , hf_max = 0 ;
2019-04-26 01:31:14 +02:00
uint16_t mode = 1 , display_val , display_max ;
2019-03-09 20:34:41 +01:00
// switch off FPGA - we don't want to measure our own signal
// 20180315 - iceman, why load this before and then turn off?
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
LEDsoff ( ) ;
2019-04-27 11:09:20 +02:00
if ( limit = = LF_ONLY ) {
2020-06-10 01:08:49 +02:00
lf_av = lf_max = ( MAX_ADC_LF_VOLTAGE * SumAdc ( ADC_CHAN_LF , 32 ) ) > > 15 ;
Dbprintf ( " LF 125/134kHz Baseline: %dmV " , lf_av ) ;
2019-03-09 20:34:41 +01:00
lf_baseline = lf_av ;
}
2019-04-27 11:09:20 +02:00
if ( limit = = HF_ONLY ) {
2019-03-09 20:34:41 +01:00
2020-02-12 10:29:00 +01:00
# if defined RDV4
2019-04-28 11:08:41 +02:00
// iceman, useless, since we are measuring readerfield, not our field. My tests shows a max of 20v from a reader.
2020-06-10 01:08:49 +02:00
hf_av = hf_max = ( MAX_ADC_HF_VOLTAGE_RDV40 * SumAdc ( ADC_CHAN_HF_RDV40 , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# else
2020-06-10 01:08:49 +02:00
hf_av = hf_max = ( MAX_ADC_HF_VOLTAGE * SumAdc ( ADC_CHAN_HF , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# endif
2020-06-10 01:08:49 +02:00
Dbprintf ( " HF 13.56MHz Baseline: %dmV " , hf_av ) ;
2019-03-09 20:34:41 +01:00
hf_baseline = hf_av ;
}
2019-03-10 00:00:59 +01:00
for ( ; ; ) {
2019-04-28 11:08:41 +02:00
2019-03-09 20:34:41 +01:00
// Switch modes with button
if ( BUTTON_PRESS ( ) ) {
SpinDelay ( 500 ) ;
switch ( mode ) {
case 1 :
mode = 2 ;
DbpString ( " Signal Strength Mode " ) ;
break ;
case 2 :
default :
DbpString ( " Stopped " ) ;
2019-04-28 11:08:41 +02:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
2019-03-09 20:34:41 +01:00
LEDsoff ( ) ;
return ;
}
}
WDT_HIT ( ) ;
2019-04-27 11:09:20 +02:00
if ( limit = = LF_ONLY ) {
2019-03-10 00:00:59 +01:00
if ( mode = = 1 ) {
2019-03-09 20:34:41 +01:00
if ( ABS ( lf_av - lf_baseline ) > REPORT_CHANGE )
LED_D_ON ( ) ;
else
LED_D_OFF ( ) ;
}
2020-06-10 01:08:49 +02:00
lf_av_new = ( MAX_ADC_LF_VOLTAGE * SumAdc ( ADC_CHAN_LF , 32 ) ) > > 15 ;
2019-03-09 20:34:41 +01:00
// see if there's a significant change
if ( ABS ( lf_av - lf_av_new ) > REPORT_CHANGE ) {
2020-06-10 01:08:49 +02:00
Dbprintf ( " LF 125/134kHz Field Change: %5dmV " , lf_av_new ) ;
2019-03-09 20:34:41 +01:00
lf_av = lf_av_new ;
if ( lf_av > lf_max )
lf_max = lf_av ;
}
}
2019-04-27 11:09:20 +02:00
if ( limit = = HF_ONLY ) {
2019-03-10 00:00:59 +01:00
if ( mode = = 1 ) {
2019-03-09 20:34:41 +01:00
if ( ABS ( hf_av - hf_baseline ) > REPORT_CHANGE )
LED_B_ON ( ) ;
else
LED_B_OFF ( ) ;
}
2020-02-12 10:29:00 +01:00
# if defined RDV4
2020-06-10 01:08:49 +02:00
hf_av_new = ( MAX_ADC_HF_VOLTAGE_RDV40 * SumAdc ( ADC_CHAN_HF_RDV40 , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# else
2020-06-10 01:08:49 +02:00
hf_av_new = ( MAX_ADC_HF_VOLTAGE * SumAdc ( ADC_CHAN_HF , 32 ) ) > > 15 ;
2020-02-12 10:29:00 +01:00
# endif
2019-03-09 20:34:41 +01:00
// see if there's a significant change
2019-03-10 00:00:59 +01:00
if ( ABS ( hf_av - hf_av_new ) > REPORT_CHANGE ) {
2020-06-10 01:08:49 +02:00
Dbprintf ( " HF 13.56MHz Field Change: %5dmV " , hf_av_new ) ;
2019-03-09 20:34:41 +01:00
hf_av = hf_av_new ;
if ( hf_av > hf_max )
hf_max = hf_av ;
}
}
if ( mode = = 2 ) {
if ( limit = = LF_ONLY ) {
display_val = lf_av ;
display_max = lf_max ;
} else if ( limit = = HF_ONLY ) {
display_val = hf_av ;
display_max = hf_max ;
} else { /* Pick one at random */
2019-03-10 00:00:59 +01:00
if ( ( hf_max - hf_baseline ) > ( lf_max - lf_baseline ) ) {
2019-03-09 20:34:41 +01:00
display_val = hf_av ;
display_max = hf_max ;
} else {
display_val = lf_av ;
display_max = lf_max ;
}
}
2019-04-28 11:08:41 +02:00
display_val = display_val * ( 4 * LIGHT_LEVELS ) / MAX ( 1 , display_max ) ;
uint32_t duty_a = MIN ( MAX ( display_val , 0 * LIGHT_LEVELS ) , 1 * LIGHT_LEVELS ) - 0 * LIGHT_LEVELS ;
uint32_t duty_b = MIN ( MAX ( display_val , 1 * LIGHT_LEVELS ) , 2 * LIGHT_LEVELS ) - 1 * LIGHT_LEVELS ;
uint32_t duty_c = MIN ( MAX ( display_val , 2 * LIGHT_LEVELS ) , 3 * LIGHT_LEVELS ) - 2 * LIGHT_LEVELS ;
uint32_t duty_d = MIN ( MAX ( display_val , 3 * LIGHT_LEVELS ) , 4 * LIGHT_LEVELS ) - 3 * LIGHT_LEVELS ;
2019-04-27 11:09:20 +02:00
// LED A
2019-04-26 01:31:14 +02:00
if ( duty_a = = 0 ) {
LED_A_OFF ( ) ;
} else if ( duty_a = = LIGHT_LEVELS ) {
LED_A_ON ( ) ;
} else {
LED_A_ON ( ) ;
SpinDelay ( duty_a ) ;
LED_A_OFF ( ) ;
SpinDelay ( LIGHT_LEVELS - duty_a ) ;
}
2019-04-27 11:09:20 +02:00
2019-04-28 11:08:41 +02:00
// LED B
2019-04-26 01:31:14 +02:00
if ( duty_b = = 0 ) {
LED_B_OFF ( ) ;
} else if ( duty_b = = LIGHT_LEVELS ) {
LED_B_ON ( ) ;
} else {
LED_B_ON ( ) ;
SpinDelay ( duty_b ) ;
LED_B_OFF ( ) ;
SpinDelay ( LIGHT_LEVELS - duty_b ) ;
}
2019-04-27 11:09:20 +02:00
// LED C
2019-04-26 01:31:14 +02:00
if ( duty_c = = 0 ) {
LED_C_OFF ( ) ;
} else if ( duty_c = = LIGHT_LEVELS ) {
LED_C_ON ( ) ;
} else {
LED_C_ON ( ) ;
SpinDelay ( duty_c ) ;
LED_C_OFF ( ) ;
SpinDelay ( LIGHT_LEVELS - duty_c ) ;
}
2019-04-27 11:09:20 +02:00
// LED D
2019-04-26 01:31:14 +02:00
if ( duty_d = = 0 ) {
LED_D_OFF ( ) ;
} else if ( duty_d = = LIGHT_LEVELS ) {
LED_D_ON ( ) ;
} else {
LED_D_ON ( ) ;
SpinDelay ( duty_d ) ;
LED_D_OFF ( ) ;
SpinDelay ( LIGHT_LEVELS - duty_d ) ;
2019-03-09 20:34:41 +01:00
}
}
}
2010-02-20 21:24:25 +00:00
}
2019-04-18 12:43:35 +02:00
static void PacketReceived ( PacketCommandNG * packet ) {
2019-04-18 21:41:48 +02:00
/*
2019-04-17 21:30:01 +02:00
if ( packet - > ng ) {
2019-04-18 00:12:52 +02:00
Dbprintf ( " received NG frame with %d bytes payload, with command: 0x%04x " , packet - > length , cmd ) ;
2019-04-16 20:00:17 +02:00
} else {
2019-04-18 00:12:52 +02:00
Dbprintf ( " received OLD frame of %d bytes, with command: 0x%04x and args: %d %d %d " , packet - > length , packet - > cmd , packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] ) ;
2019-04-16 20:00:17 +02:00
}
2019-04-18 21:41:48 +02:00
*/
2019-03-09 08:59:13 +01:00
2019-04-18 00:12:52 +02:00
switch ( packet - > cmd ) {
2019-11-18 18:48:21 +01:00
case CMD_BREAK_LOOP :
break ;
2019-11-08 10:28:29 +01:00
case CMD_QUIT_SESSION : {
2020-05-19 17:05:43 +02:00
g_reply_via_fpc = false ;
g_reply_via_usb = false ;
2019-06-02 23:20:02 +02:00
break ;
2019-11-08 10:28:29 +01:00
}
// emulator
case CMD_SET_DBGMODE : {
DBGLEVEL = packet - > data . asBytes [ 0 ] ;
2020-07-13 17:56:19 +02:00
print_debug_level ( ) ;
2019-11-08 10:28:29 +01:00
reply_ng ( CMD_SET_DBGMODE , PM3_SUCCESS , NULL , 0 ) ;
break ;
}
2020-10-09 01:52:42 +02:00
case CMD_SET_TEAROFF : {
struct p {
2020-10-09 14:55:17 +02:00
uint16_t delay_us ;
2020-10-09 01:52:42 +02:00
bool on ;
bool off ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
if ( payload - > on & & payload - > off )
reply_ng ( CMD_SET_TEAROFF , PM3_EINVARG , NULL , 0 ) ;
if ( payload - > on )
tearoff_enabled = true ;
if ( payload - > off )
tearoff_enabled = false ;
if ( payload - > delay_us > 0 )
tearoff_delay_us = payload - > delay_us ;
reply_ng ( CMD_SET_TEAROFF , PM3_SUCCESS , NULL , 0 ) ;
break ;
}
2019-11-08 10:28:29 +01:00
// always available
case CMD_HF_DROPFIELD : {
hf_field_off ( ) ;
break ;
}
2010-02-20 21:24:25 +00:00
# ifdef WITH_LF
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_SET_CONFIG : {
2019-07-28 19:24:00 +02:00
setT55xxConfig ( packet - > oldarg [ 0 ] , ( t55xx_configurations_t * ) packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-03-05 11:16:05 +01:00
case CMD_LF_SAMPLING_PRINT_CONFIG : {
2020-09-07 00:48:36 +02:00
printLFConfig ( ) ;
2019-10-03 22:11:16 +02:00
break ;
}
2020-03-05 11:16:05 +01:00
case CMD_LF_SAMPLING_GET_CONFIG : {
2020-03-05 11:27:42 +01:00
sample_config * config = getSamplingConfig ( ) ;
reply_ng ( CMD_LF_SAMPLING_GET_CONFIG , PM3_SUCCESS , ( uint8_t * ) config , sizeof ( sample_config ) ) ;
2020-03-05 11:16:05 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_SAMPLING_SET_CONFIG : {
2020-02-22 19:59:54 +01:00
sample_config c ;
memcpy ( & c , packet - > data . asBytes , sizeof ( sample_config ) ) ;
setSamplingConfig ( & c ) ;
// setSamplingConfig((sample_config *) packet->data.asBytes);
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_ACQ_RAW_ADC : {
2019-05-20 10:48:51 -04:00
struct p {
2020-09-16 12:52:04 +02:00
uint32_t samples : 31 ;
bool verbose : 1 ;
2019-05-20 10:48:51 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-01-07 22:05:01 +01:00
uint32_t bits = SampleLF ( payload - > verbose , payload - > samples ) ;
2019-08-03 19:17:00 +02:00
reply_ng ( CMD_LF_ACQ_RAW_ADC , PM3_SUCCESS , ( uint8_t * ) & bits , sizeof ( bits ) ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_MOD_THEN_ACQ_RAW_ADC : {
2019-05-20 09:15:45 -04:00
struct p {
2019-06-07 21:39:45 +02:00
uint32_t delay ;
2020-09-17 17:17:28 +02:00
uint16_t period_0 ;
uint16_t period_1 ;
uint8_t symbol_extra [ LF_CMDREAD_MAX_EXTRA_SYMBOLS ] ;
uint16_t period_extra [ LF_CMDREAD_MAX_EXTRA_SYMBOLS ] ;
2020-09-16 12:52:04 +02:00
uint32_t samples : 31 ;
bool verbose : 1 ;
2019-05-20 09:15:45 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-09-17 19:40:49 +02:00
uint8_t symbol_extra [ LF_CMDREAD_MAX_EXTRA_SYMBOLS ] ;
uint16_t period_extra [ LF_CMDREAD_MAX_EXTRA_SYMBOLS ] ;
memcpy ( symbol_extra , payload - > symbol_extra , sizeof ( symbol_extra ) ) ;
memcpy ( period_extra , payload - > period_extra , sizeof ( period_extra ) ) ;
ModThenAcquireRawAdcSamples125k ( payload - > delay , payload - > period_0 , payload - > period_1 , symbol_extra , period_extra , packet - > data . asBytes + sizeof ( struct p ) , payload - > verbose , payload - > samples ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_SNIFF_RAW_ADC : {
2020-09-20 11:12:38 +02:00
struct p {
uint32_t samples : 31 ;
bool verbose : 1 ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
uint32_t bits = SniffLF ( payload - > verbose , payload - > samples ) ;
reply_ng ( CMD_LF_SNIFF_RAW_ADC , PM3_SUCCESS , ( uint8_t * ) & bits , sizeof ( bits ) ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2020-06-22 14:56:13 +02:00
case CMD_LF_HID_WATCH : {
2019-03-09 20:34:41 +01:00
uint32_t high , low ;
2020-06-22 14:56:13 +02:00
int res = lf_hid_watch ( 0 , & high , & low ) ;
2020-08-12 13:00:30 +02:00
reply_ng ( CMD_LF_HID_WATCH , res , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HID_SIMULATE : {
2019-09-15 01:17:47 +02:00
lf_hidsim_t * payload = ( lf_hidsim_t * ) packet - > data . asBytes ;
CmdHIDsimTAG ( payload - > hi2 , payload - > hi , payload - > lo , payload - > longFMT , 1 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_FSK_SIMULATE : {
2019-05-23 17:07:12 -04:00
lf_fsksim_t * payload = ( lf_fsksim_t * ) packet - > data . asBytes ;
2019-05-24 09:11:30 -04:00
CmdFSKsimTAG ( payload - > fchigh , payload - > fclow , payload - > separator , payload - > clock , packet - > length - sizeof ( lf_fsksim_t ) , payload - > data , true ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_ASK_SIMULATE : {
2019-05-24 07:06:08 -04:00
lf_asksim_t * payload = ( lf_asksim_t * ) packet - > data . asBytes ;
2019-05-24 09:11:30 -04:00
CmdASKsimTAG ( payload - > encoding , payload - > invert , payload - > separator , payload - > clock , packet - > length - sizeof ( lf_asksim_t ) , payload - > data , true ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_PSK_SIMULATE : {
2019-05-24 09:11:30 -04:00
lf_psksim_t * payload = ( lf_psksim_t * ) packet - > data . asBytes ;
2020-01-04 20:01:06 +01:00
CmdPSKsimTAG ( payload - > carrier , payload - > invert , payload - > clock , packet - > length - sizeof ( lf_psksim_t ) , payload - > data , true ) ;
break ;
}
case CMD_LF_NRZ_SIMULATE : {
lf_nrzsim_t * payload = ( lf_nrzsim_t * ) packet - > data . asBytes ;
2020-01-06 19:38:44 +00:00
CmdNRZsimTAG ( payload - > invert , payload - > separator , payload - > clock , packet - > length - sizeof ( lf_nrzsim_t ) , payload - > data , true ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HID_CLONE : {
2020-10-08 20:26:46 +02:00
lf_hidsim_t * payload = ( lf_hidsim_t * ) packet - > data . asBytes ;
2020-11-30 21:06:37 +01:00
CopyHIDtoT55x7 ( payload - > hi2 , payload - > hi , payload - > lo , payload - > longFMT , payload - > Q5 , payload - > EM ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-06-22 12:57:28 +02:00
case CMD_LF_IO_WATCH : {
2019-03-09 20:34:41 +01:00
uint32_t high , low ;
2020-06-22 12:57:28 +02:00
int res = lf_io_watch ( 0 , & high , & low ) ;
reply_ng ( CMD_LF_IO_WATCH , res , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2020-06-22 13:24:33 +02:00
case CMD_LF_EM410X_WATCH : {
2019-03-09 20:34:41 +01:00
uint32_t high ;
uint64_t low ;
2020-06-22 13:24:33 +02:00
int res = lf_em410x_watch ( 0 , & high , & low ) ;
reply_ng ( CMD_LF_EM410X_WATCH , res , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_EM410X_WRITE : {
2020-06-22 14:56:13 +02:00
struct p {
uint8_t card ;
uint8_t clock ;
uint32_t high ;
uint32_t low ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
int res = copy_em410x_to_t55xx ( payload - > card , payload - > clock , payload - > high , payload - > low ) ;
reply_ng ( CMD_LF_EM410X_WRITE , res , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_TI_READ : {
2019-03-09 20:34:41 +01:00
ReadTItag ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_TI_WRITE : {
2020-11-29 14:00:51 +01:00
struct p {
uint32_t high ;
uint32_t low ;
uint16_t crc ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
WriteTItag ( payload - > high , payload - > low , packet - > crc ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_SIMULATE : {
2019-03-09 20:34:41 +01:00
LED_A_ON ( ) ;
2019-05-22 08:32:30 -04:00
struct p {
uint16_t len ;
uint16_t gap ;
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-22 08:32:30 -04:00
// length, start gap, led control
2021-03-15 01:31:36 +01:00
SimulateTagLowFrequency ( payload - > len , payload - > gap , true ) ;
2019-08-03 19:17:00 +02:00
reply_ng ( CMD_LF_SIMULATE , PM3_EOPABORTED , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
LED_A_OFF ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_LF_SIMULATE_BIDIR : {
2019-04-18 00:12:52 +02:00
SimulateTagLowFrequencyBidir ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_READBL : {
2019-05-22 11:59:39 -04:00
struct p {
uint32_t password ;
2019-07-23 09:50:28 +10:00
uint8_t blockno ;
uint8_t page ;
bool pwdmode ;
uint8_t downlink_mode ;
2019-05-22 11:59:39 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-07-23 23:43:30 +02:00
T55xxReadBlock ( payload - > page , payload - > pwdmode , false , payload - > blockno , payload - > password , payload - > downlink_mode ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_WRITEBL : {
2019-05-13 13:23:53 +02:00
// uses NG format
T55xxWriteBlock ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-10-09 13:03:23 +02:00
case CMD_LF_T55XX_DANGERRAW : {
T55xxDangerousRawTest ( packet - > data . asBytes ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_WAKEUP : {
2019-09-12 21:20:40 +02:00
struct p {
uint32_t password ;
uint8_t flags ;
} PACKED ;
2019-09-19 12:13:39 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-09-12 21:20:40 +02:00
T55xxWakeUp ( payload - > password , payload - > flags ) ;
2019-07-23 23:43:30 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_RESET_READ : {
2019-07-23 23:43:30 +02:00
T55xxResetRead ( packet - > data . asBytes [ 0 ] & 0xff ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_T55XX_CHK_PWDS : {
2019-07-23 23:43:30 +02:00
T55xx_ChkPwds ( packet - > data . asBytes [ 0 ] & 0xff ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_PCF7931_READ : {
2019-03-09 20:34:41 +01:00
ReadPCF7931 ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_PCF7931_WRITE : {
2019-03-09 20:34:41 +01:00
WritePCF7931 (
2019-04-18 00:12:52 +02:00
packet - > data . asBytes [ 0 ] , packet - > data . asBytes [ 1 ] , packet - > data . asBytes [ 2 ] , packet - > data . asBytes [ 3 ] ,
packet - > data . asBytes [ 4 ] , packet - > data . asBytes [ 5 ] , packet - > data . asBytes [ 6 ] , packet - > data . asBytes [ 9 ] ,
packet - > data . asBytes [ 7 ] - 128 , packet - > data . asBytes [ 8 ] - 128 ,
packet - > oldarg [ 0 ] ,
packet - > oldarg [ 1 ] ,
packet - > oldarg [ 2 ]
2019-03-10 00:00:59 +01:00
) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-10-18 23:46:36 +02:00
case CMD_LF_EM4X_LOGIN : {
struct p {
uint32_t password ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
EM4xLogin ( payload - > password ) ;
break ;
}
2020-10-20 13:18:43 +02:00
case CMD_LF_EM4X_BF : {
struct p {
uint32_t start_pwd ;
uint32_t n ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
EM4xBruteforce ( payload - > start_pwd , payload - > n ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_EM4X_READWORD : {
2019-06-07 21:39:45 +02:00
struct p {
2019-05-28 05:15:12 -04:00
uint32_t password ;
uint8_t address ;
uint8_t usepwd ;
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-28 05:15:12 -04:00
EM4xReadWord ( payload - > address , payload - > password , payload - > usepwd ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_EM4X_WRITEWORD : {
2019-06-07 21:39:45 +02:00
struct p {
2019-05-28 05:15:12 -04:00
uint32_t password ;
uint32_t data ;
uint8_t address ;
uint8_t usepwd ;
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-28 05:15:12 -04:00
EM4xWriteWord ( payload - > address , payload - > data , payload - > password , payload - > usepwd ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-10-07 18:38:47 +02:00
case CMD_LF_EM4X_PROTECTWORD : {
struct p {
uint32_t password ;
uint32_t data ;
uint8_t usepwd ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
EM4xProtectWord ( payload - > data , payload - > password , payload - > usepwd ) ;
break ;
}
2020-06-22 14:56:13 +02:00
case CMD_LF_AWID_WATCH : {
2019-03-09 20:34:41 +01:00
uint32_t high , low ;
2020-06-22 14:56:13 +02:00
int res = lf_awid_watch ( 0 , & high , & low ) ;
reply_ng ( CMD_LF_AWID_WATCH , res , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_LF_VIKING_CLONE : {
2019-09-14 19:58:17 +02:00
struct p {
bool Q5 ;
2020-11-25 15:13:32 +01:00
bool EM ;
2019-09-14 19:58:17 +02:00
uint8_t blocks [ 8 ] ;
} PACKED ;
2019-09-19 12:13:39 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-11-25 15:13:32 +01:00
CopyVikingtoT55xx ( payload - > blocks , payload - > Q5 , payload - > EM ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_COTAG_READ : {
2020-08-26 14:37:39 +02:00
struct p {
uint8_t mode ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
Cotag ( payload - > mode ) ;
2015-10-04 18:01:33 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
2010-02-20 21:24:25 +00:00
# endif
2012-09-18 13:53:17 +00:00
# ifdef WITH_HITAG
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAG_SNIFF : { // Eavesdrop Hitag tag, args = type
2020-01-22 13:11:20 +01:00
SniffHitag2 ( ) ;
// SniffHitag2(packet->oldarg[0]);
2020-07-19 20:45:47 +02:00
reply_ng ( CMD_LF_HITAG_SNIFF , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAG_SIMULATE : { // Simulate Hitag tag, args = memory content
2021-04-04 17:06:48 +02:00
SimulateHitag2 ( ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAG_READER : { // Reader for Hitag tags, args = type and function
2019-04-18 00:12:52 +02:00
ReaderHitag ( ( hitag_function ) packet - > oldarg [ 0 ] , ( hitag_data * ) packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAGS_SIMULATE : { // Simulate Hitag s tag, args = memory content
2019-04-18 00:12:52 +02:00
SimulateHitagSTag ( ( bool ) packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAGS_TEST_TRACES : { // Tests every challenge within the given file
2019-04-18 00:12:52 +02:00
check_challenges ( ( bool ) packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAGS_READ : { //Reader for only Hitag S tags, args = key or challenge
2019-04-18 00:12:52 +02:00
ReadHitagS ( ( hitag_function ) packet - > oldarg [ 0 ] , ( hitag_data * ) packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_LF_HITAGS_WRITE : { //writer for Hitag tags args=data to write,page and key or challenge
2019-04-18 00:12:52 +02:00
if ( ( hitag_function ) packet - > oldarg [ 0 ] < 10 ) {
WritePageHitagS ( ( hitag_function ) packet - > oldarg [ 0 ] , ( hitag_data * ) packet - > data . asBytes , packet - > oldarg [ 2 ] ) ;
2019-03-12 22:52:15 +01:00
} else {
2019-04-18 00:12:52 +02:00
WriterHitag ( ( hitag_function ) packet - > oldarg [ 0 ] , ( hitag_data * ) packet - > data . asBytes , packet - > oldarg [ 2 ] ) ;
2019-03-09 20:34:41 +01:00
}
break ;
2019-06-07 21:39:45 +02:00
}
2021-04-08 10:44:31 +02:00
case CMD_LF_HITAG_ELOAD : {
2021-06-20 23:02:18 +02:00
lf_hitag_t * payload = ( lf_hitag_t * ) packet - > data . asBytes ;
2021-04-04 17:06:48 +02:00
uint8_t * mem = BigBuf_get_EM_addr ( ) ;
2021-06-20 23:02:18 +02:00
memcpy ( ( uint8_t * ) mem , payload - > data , payload - > len ) ;
2021-04-04 17:06:48 +02:00
break ;
}
2012-09-18 13:53:17 +00:00
# endif
2015-04-29 18:27:31 -04:00
2020-06-15 14:32:34 +02:00
# ifdef WITH_EM4x50
case CMD_LF_EM4X50_INFO : {
em4x50_info ( ( em4x50_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-06-16 23:25:07 +02:00
case CMD_LF_EM4X50_WRITE : {
em4x50_write ( ( em4x50_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-11-01 22:44:16 +01:00
case CMD_LF_EM4X50_WRITEPWD : {
em4x50_writepwd ( ( em4x50_data_t * ) packet - > data . asBytes ) ;
2020-06-16 23:25:07 +02:00
break ;
}
2020-06-28 21:37:53 +02:00
case CMD_LF_EM4X50_READ : {
em4x50_read ( ( em4x50_data_t * ) packet - > data . asBytes ) ;
2020-06-26 14:20:08 +02:00
break ;
}
2020-09-27 13:42:27 +02:00
case CMD_LF_EM4X50_BRUTE : {
em4x50_brute ( ( em4x50_data_t * ) packet - > data . asBytes ) ;
2020-09-27 12:59:04 +02:00
break ;
}
2020-09-27 23:22:51 +02:00
case CMD_LF_EM4X50_LOGIN : {
2020-10-22 00:42:18 +02:00
em4x50_login ( ( uint32_t * ) packet - > data . asBytes ) ;
2020-09-27 23:22:51 +02:00
break ;
}
2020-10-26 22:10:48 +01:00
case CMD_LF_EM4X50_SIM : {
2020-12-06 01:48:41 +01:00
//-----------------------------------------------------------------------------
// Note: we call FpgaDownloadAndGo(FPGA_BITSTREAM_LF) here although FPGA is not
// involved in dealing with emulator memory. But if it is called later, it might
// destroy the Emulator Memory.
//-----------------------------------------------------------------------------
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2021-01-07 01:22:46 +01:00
em4x50_sim ( ( uint32_t * ) packet - > data . asBytes ) ;
2020-10-26 22:10:48 +01:00
break ;
}
2020-11-29 23:57:55 +01:00
case CMD_LF_EM4X50_READER : {
em4x50_reader ( ) ;
2020-10-27 18:18:02 +01:00
break ;
}
2020-10-31 01:50:24 +01:00
case CMD_LF_EM4X50_ESET : {
//-----------------------------------------------------------------------------
// Note: we call FpgaDownloadAndGo(FPGA_BITSTREAM_LF) here although FPGA is not
// involved in dealing with emulator memory. But if it is called later, it might
// destroy the Emulator Memory.
//-----------------------------------------------------------------------------
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
emlSet ( packet - > data . asBytes , packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] ) ;
break ;
}
2020-11-01 22:44:16 +01:00
case CMD_LF_EM4X50_CHK : {
2020-12-05 23:44:18 +01:00
//-----------------------------------------------------------------------------
// Note: we call FpgaDownloadAndGo(FPGA_BITSTREAM_LF) here although FPGA is not
// involved in dealing with emulator memory. But if it is called later, it might
// destroy the Emulator Memory.
//-----------------------------------------------------------------------------
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2020-12-04 22:37:47 +01:00
em4x50_chk ( ( uint8_t * ) packet - > data . asBytes ) ;
2020-07-09 01:59:01 +02:00
break ;
}
2020-12-05 17:47:03 -05:00
# endif
# ifdef WITH_EM4x70
case CMD_LF_EM4X70_INFO : {
em4x70_info ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-12-11 23:26:17 -05:00
case CMD_LF_EM4X70_WRITE : {
em4x70_write ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-12-12 01:20:26 -05:00
case CMD_LF_EM4X70_UNLOCK : {
em4x70_unlock ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-12-12 09:59:30 -05:00
case CMD_LF_EM4X70_AUTH : {
em4x70_auth ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-12-15 11:22:43 -05:00
case CMD_LF_EM4X70_WRITEPIN : {
em4x70_write_pin ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-12-15 12:32:30 -05:00
case CMD_LF_EM4X70_WRITEKEY : {
em4x70_write_key ( ( em4x70_data_t * ) packet - > data . asBytes ) ;
break ;
}
2020-06-15 14:32:34 +02:00
# endif
2010-02-20 21:24:25 +00:00
# ifdef WITH_ISO15693
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO15693_ACQ_RAW_ADC : {
2019-03-09 20:34:41 +01:00
AcquireRawAdcSamplesIso15693 ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2020-07-08 09:45:49 +02:00
case CMD_HF_ISO15693_SNIFF : {
2020-08-12 13:00:30 +02:00
SniffIso15693 ( 0 , NULL ) ;
2020-07-19 20:45:47 +02:00
reply_ng ( CMD_HF_ISO15693_SNIFF , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO15693_COMMAND : {
2019-04-18 00:12:52 +02:00
DirectTag15693Command ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO15693_FINDAFI : {
2019-04-18 00:12:52 +02:00
BruteforceIso15693Afi ( packet - > oldarg [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO15693_READER : {
2021-05-05 19:55:58 +12:00
ReaderIso15693 ( packet - > oldarg [ 0 ] , NULL ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO15693_SIMULATE : {
2020-07-07 13:18:53 +02:00
struct p {
2020-08-17 08:52:24 +02:00
uint8_t uid [ 8 ] ;
2020-07-07 13:18:53 +02:00
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
SimTagIso15693 ( payload - > uid ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-08-17 08:52:24 +02:00
case CMD_HF_ISO15693_CSETUID : {
struct p {
uint8_t uid [ 8 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-09-07 00:48:36 +02:00
SetTag15693Uid ( payload - > uid ) ;
break ;
2020-08-17 08:52:24 +02:00
}
2021-05-04 09:40:30 +02:00
case CMD_HF_ISO15693_SLIX_L_DISABLE_PRIVACY : {
struct p {
uint8_t pwd [ 4 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2021-05-05 21:04:48 +02:00
DisablePrivacySlixLIso15693 ( payload - > pwd ) ;
break ;
2021-05-04 09:40:30 +02:00
}
2010-02-20 21:24:25 +00:00
# endif
2011-12-16 11:00:51 +00:00
# ifdef WITH_LEGICRF
2019-08-03 19:17:00 +02:00
case CMD_HF_LEGIC_SIMULATE : {
2020-09-07 10:35:09 +02:00
struct p {
uint8_t tagtype ;
bool send_reply ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-09-06 21:41:04 +02:00
LegicRfSimulate ( payload - > tagtype , payload - > send_reply ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_LEGIC_WRITER : {
2019-04-18 00:12:52 +02:00
LegicRfWriter ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_LEGIC_READER : {
2019-04-18 00:12:52 +02:00
LegicRfReader ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_LEGIC_INFO : {
2019-03-09 20:34:41 +01:00
LegicRfInfo ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_LEGIC_ESET : {
2019-03-09 20:34:41 +01:00
//-----------------------------------------------------------------------------
// Note: we call FpgaDownloadAndGo(FPGA_BITSTREAM_HF) here although FPGA is not
// involved in dealing with emulator memory. But if it is called later, it might
// destroy the Emulator Memory.
//-----------------------------------------------------------------------------
// arg0 = offset
// arg1 = num of bytes
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
2019-04-18 00:12:52 +02:00
emlSet ( packet - > data . asBytes , packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2010-02-20 21:24:25 +00:00
# endif
# ifdef WITH_ISO14443b
2019-08-03 19:17:00 +02:00
case CMD_HF_SRI_READ : {
2020-10-27 18:26:14 +01:00
struct p {
uint8_t blockno ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
ReadSTBlock ( payload - > blockno ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443B_SNIFF : {
2019-03-09 20:34:41 +01:00
SniffIso14443b ( ) ;
2020-07-19 20:45:47 +02:00
reply_ng ( CMD_HF_ISO14443B_SNIFF , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443B_SIMULATE : {
2020-10-02 18:06:21 +02:00
SimulateIso14443bTag ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2021-05-05 21:04:48 +02:00
case CMD_HF_ISO14443B_COMMAND : {
iso14b_raw_cmd_t * payload = ( iso14b_raw_cmd_t * ) packet - > data . asBytes ;
2021-04-21 18:36:21 +02:00
SendRawCommand14443B_Ex ( payload ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-08-21 17:58:07 +02:00
case CMD_HF_CRYPTORF_SIM : {
// simulate_crf_tag();
break ;
}
2010-02-20 21:24:25 +00:00
# endif
2017-10-20 20:27:44 +02:00
# ifdef WITH_FELICA
2019-08-03 19:17:00 +02:00
case CMD_HF_FELICA_COMMAND : {
2019-04-17 21:30:01 +02:00
felica_sendraw ( packet ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_FELICALITE_SIMULATE : {
2021-03-25 09:39:40 +01:00
struct p {
uint8_t uid [ 8 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
felica_sim_lite ( payload - > uid ) ;
2017-10-20 20:27:44 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_FELICA_SNIFF : {
2021-03-26 21:01:50 +01:00
struct p {
uint32_t samples ;
uint32_t triggers ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
felica_sniff ( payload - > samples , payload - > triggers ) ;
2017-10-20 20:27:44 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_FELICALITE_DUMP : {
2019-03-09 20:34:41 +01:00
felica_dump_lite_s ( ) ;
2017-10-20 20:27:44 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
2017-10-20 20:27:44 +02:00
# endif
2010-02-20 21:24:25 +00:00
# ifdef WITH_ISO14443a
2020-09-07 00:48:36 +02:00
case CMD_HF_ISO14443A_PRINT_CONFIG : {
printHf14aConfig ( ) ;
break ;
}
case CMD_HF_ISO14443A_GET_CONFIG : {
hf14a_config * hf14aconfig = getHf14aConfig ( ) ;
reply_ng ( CMD_HF_ISO14443A_GET_CONFIG , PM3_SUCCESS , ( uint8_t * ) hf14aconfig , sizeof ( hf14a_config ) ) ;
break ;
}
case CMD_HF_ISO14443A_SET_CONFIG : {
hf14a_config c ;
memcpy ( & c , packet - > data . asBytes , sizeof ( hf14a_config ) ) ;
setHf14aConfig ( & c ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443A_SNIFF : {
2019-05-26 15:00:49 -04:00
SniffIso14443a ( packet - > data . asBytes [ 0 ] ) ;
2020-07-19 20:45:47 +02:00
reply_ng ( CMD_HF_ISO14443A_SNIFF , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443A_READER : {
2019-04-17 21:30:01 +02:00
ReaderIso14443a ( packet ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443A_SIMULATE : {
2019-05-26 13:42:27 -04:00
struct p {
2019-06-07 21:39:45 +02:00
uint8_t tagtype ;
uint8_t flags ;
uint8_t uid [ 10 ] ;
2020-11-30 20:07:51 +00:00
uint8_t exitAfter ;
2019-05-26 13:42:27 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-11-30 20:07:51 +00:00
SimulateIso14443aTag ( payload - > tagtype , payload - > flags , payload - > uid , payload - > exitAfter ) ; // ## Simulate iso14443a tag - pass tag type & UID
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ISO14443A_ANTIFUZZ : {
2020-10-20 17:36:01 +02:00
struct p {
uint8_t flag ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
iso14443a_antifuzz ( payload - > flag ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_EPA_COLLECT_NONCE : {
2019-04-17 21:30:01 +02:00
EPA_PACE_Collect_Nonce ( packet ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_EPA_REPLAY : {
2019-04-17 21:30:01 +02:00
EPA_PACE_Replay ( packet ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_READER : {
2019-09-25 10:24:34 +02:00
struct p {
uint8_t first_run ;
uint8_t blockno ;
uint8_t key_type ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
ReaderMifare ( payload - > first_run , payload - > blockno , payload - > key_type ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_READBL : {
2019-05-28 13:20:56 -04:00
mf_readblock_t * payload = ( mf_readblock_t * ) packet - > data . asBytes ;
MifareReadBlock ( payload - > blockno , payload - > keytype , payload - > key ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFAREU_READBL : {
2019-04-18 00:12:52 +02:00
MifareUReadBlock ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFAREUC_AUTH : {
2019-04-18 00:12:52 +02:00
MifareUC_Auth ( packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFAREU_READCARD : {
2019-04-18 00:12:52 +02:00
MifareUReadCard ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFAREUC_SETPWD : {
2019-04-18 00:12:52 +02:00
MifareUSetPwd ( packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_READSC : {
2019-05-13 12:49:41 +02:00
MifareReadSector ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_WRITEBL : {
2019-05-13 12:49:41 +02:00
MifareWriteBlock ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFAREU_WRITEBL : {
2019-04-18 00:12:52 +02:00
MifareUWriteBlock ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-09-07 22:34:44 +03:00
case CMD_HF_MIFAREU_WRITEBL_COMPAT : {
MifareUWriteBlockCompat ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_ACQ_ENCRYPTED_NONCES : {
2019-04-18 00:12:52 +02:00
MifareAcquireEncryptedNonces ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_ACQ_NONCES : {
2019-05-13 13:31:11 +02:00
MifareAcquireNonces ( packet - > oldarg [ 0 ] , packet - > oldarg [ 2 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_NESTED : {
2019-10-03 16:15:47 +02:00
struct p {
uint8_t block ;
uint8_t keytype ;
uint8_t target_block ;
uint8_t target_keytype ;
bool calibrate ;
uint8_t key [ 6 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
MifareNested ( payload - > block , payload - > keytype , payload - > target_block , payload - > target_keytype , payload - > calibrate , payload - > key ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-01-14 16:00:31 +01:00
case CMD_HF_MIFARE_STATIC_NESTED : {
struct p {
uint8_t block ;
uint8_t keytype ;
uint8_t target_block ;
uint8_t target_keytype ;
uint8_t key [ 6 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
MifareStaticNested ( payload - > block , payload - > keytype , payload - > target_block , payload - > target_keytype , payload - > key ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_CHKKEYS : {
2020-08-31 03:04:32 +02:00
MifareChkKeys ( packet - > data . asBytes , false ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_CHKKEYS_FAST : {
2019-04-18 00:12:52 +02:00
MifareChkKeys_fast ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2020-01-22 13:11:20 +01:00
case CMD_HF_MIFARE_CHKKEYS_FILE : {
struct p {
uint8_t filename [ 32 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
MifareChkKeys_file ( payload - > filename ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_SIMULATE : {
2019-05-26 13:42:27 -04:00
struct p {
2019-06-07 21:39:45 +02:00
uint16_t flags ;
uint8_t exitAfter ;
uint8_t uid [ 10 ] ;
2019-08-07 01:32:37 +02:00
uint16_t atqa ;
uint8_t sak ;
2019-05-26 13:42:27 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-08-07 01:32:37 +02:00
Mifare1ksim ( payload - > flags , payload - > exitAfter , payload - > uid , payload - > atqa , payload - > sak ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-05-27 07:46:27 -04:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_EML_MEMCLR : {
2019-05-13 12:30:27 +02:00
MifareEMemClr ( ) ;
2019-08-03 19:17:00 +02:00
reply_ng ( CMD_HF_MIFARE_EML_MEMCLR , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_EML_MEMSET : {
2019-05-27 07:46:27 -04:00
struct p {
uint8_t blockno ;
uint8_t blockcnt ;
uint8_t blockwidth ;
uint8_t data [ ] ;
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-27 07:46:27 -04:00
MifareEMemSet ( payload - > blockno , payload - > blockcnt , payload - > blockwidth , payload - > data ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-05-27 07:46:27 -04:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_EML_MEMGET : {
2019-05-27 07:46:27 -04:00
struct p {
uint8_t blockno ;
uint8_t blockcnt ;
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-27 07:46:27 -04:00
MifareEMemGet ( payload - > blockno , payload - > blockcnt ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-05-27 07:46:27 -04:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_EML_LOAD : {
2019-08-30 10:45:52 +02:00
mfc_eload_t * payload = ( mfc_eload_t * ) packet - > data . asBytes ;
2019-08-28 21:21:52 +02:00
MifareECardLoadExt ( payload - > sectorcnt , payload - > keytype ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 20:34:41 +01:00
// Work with "magic Chinese" card
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_CSETBL : {
2019-04-18 00:12:52 +02:00
MifareCSetBlock ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_CGETBL : {
2019-04-18 00:12:52 +02:00
MifareCGetBlock ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_CIDENT : {
2020-09-23 12:25:30 +02:00
bool is_mfc = packet - > data . asBytes [ 0 ] ;
MifareCIdent ( is_mfc ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2020-09-05 22:32:11 +03:00
// Gen 3 magic cards
case CMD_HF_MIFARE_GEN3UID : {
MifareGen3UID ( packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
break ;
}
case CMD_HF_MIFARE_GEN3BLK : {
MifareGen3Blk ( packet - > oldarg [ 0 ] , packet - > data . asBytes ) ;
break ;
}
case CMD_HF_MIFARE_GEN3FREEZ : {
MifareGen3Freez ( ) ;
break ;
}
2021-06-24 14:59:33 +02:00
case CMD_HF_MIFARE_G3_RDBL : {
struct p {
uint8_t blockno ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2021-06-24 18:47:11 +02:00
MifareG3ReadBlk ( payload - > blockno ) ;
2021-06-24 14:59:33 +02:00
break ;
}
2020-03-09 17:11:11 +01:00
case CMD_HF_MIFARE_PERSONALIZE_UID : {
2020-03-09 11:02:26 +01:00
struct p {
uint8_t keytype ;
uint8_t pers_option ;
uint8_t key [ 6 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
uint64_t authkey = bytes_to_num ( payload - > key , 6 ) ;
2020-03-09 17:11:11 +01:00
MifarePersonalizeUID ( payload - > keytype , payload - > pers_option , authkey ) ;
break ;
2020-03-09 11:02:26 +01:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_SETMOD : {
2019-05-15 06:52:22 -04:00
MifareSetMod ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 20:34:41 +01:00
//mifare desfire
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_READBL : {
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_WRITEBL : {
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_AUTH1 : {
2020-04-10 21:02:46 +02:00
MifareDES_Auth1 ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_AUTH2 : {
2019-04-18 00:12:52 +02:00
//MifareDES_Auth2(packet->oldarg[0],packet->data.asBytes);
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_READER : {
2019-04-18 00:12:52 +02:00
//readermifaredes(packet->oldarg[0], packet->oldarg[1], packet->data.asBytes);
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_INFO : {
2019-03-09 20:34:41 +01:00
MifareDesfireGetInformation ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_DESFIRE_COMMAND : {
2020-04-10 22:52:16 +02:00
MifareSendCommand ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_MIFARE_NACK_DETECT : {
2019-03-09 20:34:41 +01:00
DetectNACKbug ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-11-08 10:28:29 +01:00
case CMD_HF_MFU_OTP_TEAROFF : {
2020-04-18 21:34:48 +02:00
MifareU_Otp_Tearoff ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > data . asBytes ) ;
2019-11-08 10:28:29 +01:00
break ;
}
2020-10-20 01:00:23 +02:00
case CMD_HF_MFU_COUNTER_TEAROFF : {
2020-10-12 19:08:29 +02:00
struct p {
uint8_t counter ;
uint32_t tearoff_time ;
2020-11-05 12:06:12 +01:00
uint8_t value [ 4 ] ;
2020-10-12 19:08:29 +02:00
} PACKED ;
2020-10-20 01:00:23 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-11-05 12:06:12 +01:00
MifareU_Counter_Tearoff ( payload - > counter , payload - > tearoff_time , payload - > value ) ;
2020-10-12 19:08:29 +02:00
break ;
}
2019-12-23 15:23:04 +01:00
case CMD_HF_MIFARE_STATIC_NONCE : {
MifareHasStaticNonce ( ) ;
break ;
}
2019-08-03 21:17:52 +02:00
# endif
# ifdef WITH_NFCBARCODE
2019-08-03 19:17:00 +02:00
case CMD_HF_THINFILM_READ : {
2019-08-01 09:39:33 -04:00
ReadThinFilm ( ) ;
break ;
}
2019-08-03 19:17:00 +02:00
case CMD_HF_THINFILM_SIMULATE : {
2019-08-02 00:00:37 +02:00
SimulateThinFilm ( packet - > data . asBytes , packet - > length ) ;
break ;
}
2011-05-26 12:55:15 +00:00
# endif
2017-11-25 10:20:52 +01:00
2011-12-16 11:00:51 +00:00
# ifdef WITH_ICLASS
2019-03-09 20:34:41 +01:00
// Makes use of ISO14443a FPGA Firmware
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_SNIFF : {
2020-07-07 13:18:53 +02:00
struct p {
uint8_t jam_search_len ;
uint8_t jam_search_string [ ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
SniffIClass ( payload - > jam_search_len , payload - > jam_search_string ) ;
2020-07-19 20:45:47 +02:00
reply_ng ( CMD_HF_ICLASS_SNIFF , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_SIMULATE : {
2020-10-20 01:00:23 +02:00
/*
struct p {
uint8_t reader [ 4 ] ;
uint8_t mac [ 4 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
*/
2020-10-13 11:54:38 +02:00
SimulateIClass ( packet - > oldarg [ 0 ] , packet - > oldarg [ 1 ] , packet - > oldarg [ 2 ] , packet - > data . asBytes ) ;
break ;
}
case CMD_HF_ICLASS_READER : {
ReaderIClass ( packet - > oldarg [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_EML_MEMSET : {
2019-03-09 20:34:41 +01:00
//iceman, should call FPGADOWNLOAD before, since it corrupts BigBuf
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
2021-05-02 18:41:43 +02:00
struct p {
uint16_t offset ;
uint16_t len ;
uint8_t data [ ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
emlSet ( payload - > data , payload - > offset , payload - > len ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_WRITEBL : {
2020-07-29 11:02:30 +02:00
iClass_WriteBlock ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_READBL : {
2020-07-29 11:02:30 +02:00
iClass_ReadBlock ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_CHKKEYS : {
2021-05-05 21:04:48 +02:00
iClass_Authentication_fast ( ( iclass_chk_t * ) packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-08-03 19:17:00 +02:00
case CMD_HF_ICLASS_DUMP : {
2020-07-29 11:02:30 +02:00
iClass_Dump ( packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2021-05-05 21:04:48 +02:00
case CMD_HF_ICLASS_RESTORE : {
2020-10-20 01:00:23 +02:00
iClass_Restore ( ( iclass_restore_req_t * ) packet - > data . asBytes ) ;
2020-07-29 11:02:30 +02:00
break ;
}
2011-05-18 12:33:32 +00:00
# endif
2018-07-04 15:29:27 +02:00
2019-03-12 13:15:39 +01:00
# ifdef WITH_HFSNIFF
2019-08-03 19:17:00 +02:00
case CMD_HF_SNIFF : {
2020-06-18 11:55:27 +02:00
struct p {
uint32_t samplesToSkip ;
uint32_t triggersToSkip ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
uint16_t len = 0 ;
int res = HfSniff ( payload - > samplesToSkip , payload - > triggersToSkip , & len ) ;
2020-06-21 18:13:14 +02:00
struct {
uint16_t len ;
} PACKED retval ;
retval . len = len ;
reply_ng ( CMD_HF_SNIFF , res , ( uint8_t * ) & retval , sizeof ( retval ) ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2015-10-27 21:47:21 +01:00
# endif
2018-07-04 15:29:27 +02:00
2020-01-12 16:45:24 +01:00
# ifdef WITH_HFPLOT
case CMD_FPGAMEM_DOWNLOAD : {
HfPlotDownload ( ) ;
break ;
}
# endif
2018-07-04 12:19:04 +02:00
# ifdef WITH_SMARTCARD
2019-03-09 20:34:41 +01:00
case CMD_SMART_ATR : {
SmartCardAtr ( ) ;
break ;
}
2019-03-10 00:00:59 +01:00
case CMD_SMART_SETBAUD : {
2019-04-18 00:12:52 +02:00
SmartCardSetBaud ( packet - > oldarg [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-03-10 00:00:59 +01:00
case CMD_SMART_SETCLOCK : {
2020-10-20 17:34:42 +02:00
struct p {
uint32_t new_clk ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
SmartCardSetClock ( payload - > new_clk ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2018-07-05 16:32:10 +02:00
case CMD_SMART_RAW : {
2021-04-08 10:44:31 +02:00
SmartCardRaw ( ( smart_card_raw_t * ) packet - > data . asBytes ) ;
2019-03-09 20:34:41 +01:00
break ;
}
case CMD_SMART_UPLOAD : {
// upload file from client
2020-10-26 00:38:13 +01:00
struct p {
uint32_t idx ;
uint32_t bytes_in_packet ;
uint16_t crc ;
uint8_t data [ 400 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-03-09 20:34:41 +01:00
uint8_t * mem = BigBuf_get_addr ( ) ;
2020-10-26 00:38:13 +01:00
memcpy ( mem + payload - > idx , payload - > data , payload - > bytes_in_packet ) ;
2020-11-02 01:46:47 +01:00
2020-10-26 00:38:13 +01:00
uint8_t a = 0 , b = 0 ;
compute_crc ( CRC_14443_A , mem + payload - > idx , payload - > bytes_in_packet , & a , & b ) ;
int res = PM3_SUCCESS ;
if ( payload - > crc ! = ( a < < 8 | b ) ) {
DbpString ( " CRC Failed " ) ;
res = PM3_ESOFT ;
}
reply_ng ( CMD_SMART_UPLOAD , res , NULL , 0 ) ;
2018-07-04 12:19:04 +02:00
break ;
2018-07-05 10:48:24 +02:00
}
case CMD_SMART_UPGRADE : {
2020-10-26 00:38:13 +01:00
struct p {
uint16_t fw_size ;
uint16_t crc ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-11-02 01:46:47 +01:00
uint8_t * fwdata = BigBuf_get_addr ( ) ;
2020-10-26 00:38:13 +01:00
uint8_t a = 0 , b = 0 ;
compute_crc ( CRC_14443_A , fwdata , payload - > fw_size , & a , & b ) ;
if ( payload - > crc ! = ( a < < 8 | b ) ) {
Dbprintf ( " CRC Failed, 0x[%04x] != 0x[%02x%02x] " , payload - > crc , a , b ) ;
reply_ng ( CMD_SMART_UPGRADE , PM3_ESOFT , NULL , 0 ) ;
2020-11-02 01:46:47 +01:00
} else {
2020-10-26 00:38:13 +01:00
SmartCardUpgrade ( payload - > fw_size ) ;
}
fwdata = NULL ;
2019-03-09 08:59:13 +01:00
break ;
2019-03-09 20:34:41 +01:00
}
2019-03-09 08:59:13 +01:00
# endif
2011-05-18 12:33:32 +00:00
2019-05-15 02:15:19 +02:00
# ifdef WITH_FPC_USART
2019-05-03 22:30:17 +02:00
case CMD_USART_TX : {
2019-05-07 09:37:43 +02:00
LED_B_ON ( ) ;
2019-05-03 22:30:17 +02:00
usart_writebuffer_sync ( packet - > data . asBytes , packet - > length ) ;
reply_ng ( CMD_USART_TX , PM3_SUCCESS , NULL , 0 ) ;
2019-05-07 09:37:43 +02:00
LED_B_OFF ( ) ;
2019-05-03 22:30:17 +02:00
break ;
}
case CMD_USART_RX : {
2019-05-07 09:37:43 +02:00
LED_B_ON ( ) ;
2019-05-22 23:30:52 +02:00
struct p {
uint32_t waittime ;
} PACKED ;
struct p * payload = ( struct p * ) & packet - > data . asBytes ;
uint16_t available ;
uint16_t pre_available = 0 ;
2019-05-07 09:37:43 +02:00
uint8_t * dest = BigBuf_malloc ( USART_FIFOLEN ) ;
2019-05-22 23:30:52 +02:00
uint32_t wait = payload - > waittime ;
uint32_t ti = GetTickCount ( ) ;
while ( true ) {
WaitMS ( 50 ) ;
available = usart_rxdata_available ( ) ;
if ( available > pre_available ) {
// When receiving data, reset timer and shorten timeout
ti = GetTickCount ( ) ;
wait = 50 ;
pre_available = available ;
continue ;
}
// We stop either after waittime if no data or 50ms after last data received
if ( GetTickCountDelta ( ti ) > wait )
break ;
}
2019-04-20 19:17:32 +02:00
if ( available > 0 ) {
2019-05-03 22:30:17 +02:00
uint16_t len = usart_read_ng ( dest , available ) ;
reply_ng ( CMD_USART_RX , PM3_SUCCESS , dest , len ) ;
} else {
reply_ng ( CMD_USART_RX , PM3_ENODATA , NULL , 0 ) ;
2019-04-02 22:06:10 +02:00
}
2019-05-07 09:37:43 +02:00
BigBuf_free ( ) ;
LED_B_OFF ( ) ;
2019-05-03 22:30:17 +02:00
break ;
}
case CMD_USART_TXRX : {
2019-05-07 09:37:43 +02:00
LED_B_ON ( ) ;
2019-05-03 22:30:17 +02:00
struct p {
uint32_t waittime ;
2019-05-23 20:43:42 +02:00
uint8_t data [ ] ;
2019-05-03 22:30:17 +02:00
} PACKED ;
struct p * payload = ( struct p * ) & packet - > data . asBytes ;
2019-05-23 20:43:42 +02:00
usart_writebuffer_sync ( payload - > data , packet - > length - sizeof ( payload ) ) ;
2019-05-03 22:30:17 +02:00
uint16_t available ;
2019-05-22 23:30:52 +02:00
uint16_t pre_available = 0 ;
2019-05-07 09:37:43 +02:00
uint8_t * dest = BigBuf_malloc ( USART_FIFOLEN ) ;
2019-05-22 23:30:52 +02:00
uint32_t wait = payload - > waittime ;
uint32_t ti = GetTickCount ( ) ;
while ( true ) {
WaitMS ( 50 ) ;
available = usart_rxdata_available ( ) ;
if ( available > pre_available ) {
// When receiving data, reset timer and shorten timeout
ti = GetTickCount ( ) ;
wait = 50 ;
pre_available = available ;
continue ;
}
// We stop either after waittime if no data or 50ms after last data received
if ( GetTickCountDelta ( ti ) > wait )
break ;
}
2019-05-03 22:30:17 +02:00
if ( available > 0 ) {
uint16_t len = usart_read_ng ( dest , available ) ;
reply_ng ( CMD_USART_TXRX , PM3_SUCCESS , dest , len ) ;
} else {
reply_ng ( CMD_USART_TXRX , PM3_ENODATA , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
}
2019-05-07 09:37:43 +02:00
BigBuf_free ( ) ;
LED_B_OFF ( ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-05-15 02:15:19 +02:00
case CMD_USART_CONFIG : {
struct p {
uint32_t baudrate ;
uint8_t parity ;
} PACKED ;
struct p * payload = ( struct p * ) & packet - > data . asBytes ;
usart_init ( payload - > baudrate , payload - > parity ) ;
reply_ng ( CMD_USART_CONFIG , PM3_SUCCESS , NULL , 0 ) ;
break ;
}
2018-07-30 09:54:44 +02:00
# endif
2019-06-07 21:39:45 +02:00
case CMD_BUFF_CLEAR : {
2019-03-09 20:34:41 +01:00
BigBuf_Clear ( ) ;
BigBuf_free ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_MEASURE_ANTENNA_TUNING : {
2019-03-09 20:34:41 +01:00
MeasureAntennaTuning ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_MEASURE_ANTENNA_TUNING_HF : {
2019-05-14 08:25:26 +02:00
if ( packet - > length ! = 1 )
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_EINVARG , NULL , 0 ) ;
2019-09-24 13:06:43 +02:00
2019-05-14 08:25:26 +02:00
switch ( packet - > data . asBytes [ 0 ] ) {
case 1 : // MEASURE_ANTENNA_TUNING_HF_START
// Let the FPGA drive the high-frequency antenna around 13.56 MHz.
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
2020-07-02 12:36:49 +02:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_HF_READER ) ;
2019-05-14 08:25:26 +02:00
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_SUCCESS , NULL , 0 ) ;
break ;
case 2 :
if ( button_status = = BUTTON_SINGLE_CLICK )
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_EOPABORTED , NULL , 0 ) ;
uint16_t volt = MeasureAntennaTuningHfData ( ) ;
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_SUCCESS , ( uint8_t * ) & volt , sizeof ( volt ) ) ;
break ;
case 3 :
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_SUCCESS , NULL , 0 ) ;
break ;
default :
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_HF , PM3_EINVARG , NULL , 0 ) ;
break ;
}
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-09-24 13:06:43 +02:00
case CMD_MEASURE_ANTENNA_TUNING_LF : {
2019-10-03 21:18:37 +02:00
if ( packet - > length ! = 2 )
2019-09-24 13:06:43 +02:00
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_EINVARG , NULL , 0 ) ;
switch ( packet - > data . asBytes [ 0 ] ) {
case 1 : // MEASURE_ANTENNA_TUNING_LF_START
2019-09-24 14:59:05 +02:00
// Let the FPGA drive the low-frequency antenna around 125kHz
2019-09-24 13:06:43 +02:00
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2020-01-01 18:18:34 +01:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_LF_READER | FPGA_LF_ADC_READER_FIELD ) ;
2019-10-03 21:18:37 +02:00
FpgaSendCommand ( FPGA_CMD_SET_DIVISOR , packet - > data . asBytes [ 1 ] ) ;
2019-09-24 13:06:43 +02:00
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_SUCCESS , NULL , 0 ) ;
break ;
case 2 :
if ( button_status = = BUTTON_SINGLE_CLICK )
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_EOPABORTED , NULL , 0 ) ;
uint32_t volt = MeasureAntennaTuningLfData ( ) ;
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_SUCCESS , ( uint8_t * ) & volt , sizeof ( volt ) ) ;
break ;
case 3 :
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_SUCCESS , NULL , 0 ) ;
break ;
default :
reply_ng ( CMD_MEASURE_ANTENNA_TUNING_LF , PM3_EINVARG , NULL , 0 ) ;
break ;
}
break ;
}
2019-06-07 21:39:45 +02:00
case CMD_LISTEN_READER_FIELD : {
if ( packet - > length ! = sizeof ( uint8_t ) )
2019-05-20 04:28:34 -04:00
break ;
ListenReaderField ( packet - > data . asBytes [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_FPGA_MAJOR_MODE_OFF : { // ## FPGA Control
2019-03-09 20:34:41 +01:00
FpgaWriteConfWord ( FPGA_MAJOR_MODE_OFF ) ;
SpinDelay ( 200 ) ;
LED_D_OFF ( ) ; // LED D indicates field ON or OFF
break ;
2019-06-07 21:39:45 +02:00
}
2019-05-04 23:56:59 +02:00
case CMD_DOWNLOAD_BIGBUF : {
2019-03-09 20:34:41 +01:00
LED_B_ON ( ) ;
uint8_t * mem = BigBuf_get_addr ( ) ;
2019-04-18 00:12:52 +02:00
uint32_t startidx = packet - > oldarg [ 0 ] ;
uint32_t numofbytes = packet - > oldarg [ 1 ] ;
2019-05-26 13:42:27 -04:00
2019-03-09 20:34:41 +01:00
// arg0 = startindex
// arg1 = length bytes to transfer
// arg2 = BigBuf tracelen
2019-04-18 00:12:52 +02:00
//Dbprintf("transfer to client parameters: %" PRIu32 " | %" PRIu32 " | %" PRIu32, startidx, numofbytes, packet->oldarg[2]);
2019-03-09 20:34:41 +01:00
2019-04-30 21:10:11 +02:00
for ( size_t i = 0 ; i < numofbytes ; i + = PM3_CMD_DATA_SIZE ) {
size_t len = MIN ( ( numofbytes - i ) , PM3_CMD_DATA_SIZE ) ;
2019-05-04 23:56:59 +02:00
int result = reply_old ( CMD_DOWNLOADED_BIGBUF , i , len , BigBuf_get_traceLen ( ) , mem + startidx + i , len ) ;
2019-04-22 22:58:45 +02:00
if ( result ! = PM3_SUCCESS )
2019-04-22 02:28:58 +02:00
Dbprintf ( " transfer to client failed :: | bytes between %d - %d (%d) | result: %d " , i , i + len , len , result ) ;
2019-03-09 20:34:41 +01:00
}
// Trigger a finish downloading signal with an ACK frame
// iceman, when did sending samplingconfig array got attached here?!?
// arg0 = status of download transfer
// arg1 = RFU
// arg2 = tracelen?
// asbytes = samplingconfig array
2020-05-08 12:42:10 +02:00
reply_mix ( CMD_ACK , 1 , 0 , BigBuf_get_traceLen ( ) , getSamplingConfig ( ) , sizeof ( sample_config ) ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
2019-05-04 23:56:59 +02:00
# ifdef WITH_LF
2019-08-03 19:17:00 +02:00
case CMD_LF_UPLOAD_SIM_SAMPLES : {
2019-03-09 20:34:41 +01:00
// iceman; since changing fpga_bitstreams clears bigbuff, Its better to call it before.
// to be able to use this one for uploading data to device
2019-06-07 21:39:45 +02:00
// flag =
2019-05-23 10:51:19 -04:00
// b0 0 skip
2019-05-22 08:32:30 -04:00
// 1 clear bigbuff
struct p {
uint8_t flag ;
uint16_t offset ;
2020-04-29 19:19:26 +02:00
uint8_t data [ PM3_CMD_DATA_SIZE - sizeof ( uint8_t ) - sizeof ( uint16_t ) ] ;
2019-05-23 06:12:20 -04:00
} PACKED ;
2019-06-07 21:39:45 +02:00
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2019-05-22 08:32:30 -04:00
2019-05-23 10:51:19 -04:00
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2019-06-07 21:39:45 +02:00
2019-05-23 10:51:19 -04:00
if ( ( payload - > flag & 0x1 ) = = 0x1 ) {
2019-05-22 08:32:30 -04:00
BigBuf_Clear_ext ( false ) ;
BigBuf_free ( ) ;
}
2020-01-07 22:05:01 +01:00
2020-04-29 19:41:10 +02:00
// offset should not be over buffer
2020-06-10 12:41:18 +02:00
if ( payload - > offset > = BigBuf_get_size ( ) ) {
2020-04-29 20:07:04 +02:00
reply_ng ( CMD_LF_UPLOAD_SIM_SAMPLES , PM3_EOVFLOW , NULL , 0 ) ;
break ;
}
2019-10-24 19:06:59 +11:00
// ensure len bytes copied wont go past end of bigbuf
2020-06-10 12:41:18 +02:00
uint16_t len = MIN ( BigBuf_get_size ( ) - payload - > offset , sizeof ( payload - > data ) ) ;
2019-03-09 20:34:41 +01:00
uint8_t * mem = BigBuf_get_addr ( ) ;
2020-01-04 20:01:06 +01:00
2020-04-29 20:07:04 +02:00
memcpy ( mem + payload - > offset , & payload - > data , len ) ;
2019-08-03 19:17:00 +02:00
reply_ng ( CMD_LF_UPLOAD_SIM_SAMPLES , PM3_SUCCESS , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2019-05-02 00:06:10 +02:00
# endif
2019-03-09 20:34:41 +01:00
case CMD_DOWNLOAD_EML_BIGBUF : {
LED_B_ON ( ) ;
uint8_t * mem = BigBuf_get_EM_addr ( ) ;
2019-04-18 00:12:52 +02:00
uint32_t startidx = packet - > oldarg [ 0 ] ;
uint32_t numofbytes = packet - > oldarg [ 1 ] ;
2019-03-09 20:34:41 +01:00
// arg0 = startindex
// arg1 = length bytes to transfer
// arg2 = RFU
2019-04-30 21:10:11 +02:00
for ( size_t i = 0 ; i < numofbytes ; i + = PM3_CMD_DATA_SIZE ) {
2019-06-07 18:41:39 +02:00
size_t len = MIN ( ( numofbytes - i ) , PM3_CMD_DATA_SIZE ) ;
2019-04-22 22:58:45 +02:00
int result = reply_old ( CMD_DOWNLOADED_EML_BIGBUF , i , len , 0 , mem + startidx + i , len ) ;
if ( result ! = PM3_SUCCESS )
2019-04-22 02:28:58 +02:00
Dbprintf ( " transfer to client failed :: | bytes between %d - %d (%d) | result: %d " , i , i + len , len , result ) ;
2019-03-09 20:34:41 +01:00
}
// Trigger a finish downloading signal with an ACK frame
2020-01-12 16:45:24 +01:00
reply_mix ( CMD_ACK , 1 , 0 , 0 , 0 , 0 ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
2019-06-07 21:39:45 +02:00
case CMD_READ_MEM : {
2019-05-20 04:28:34 -04:00
if ( packet - > length ! = sizeof ( uint32_t ) )
break ;
ReadMem ( packet - > data . asDwords [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 08:59:13 +01:00
# ifdef WITH_FLASH
2019-07-22 22:56:06 +02:00
case CMD_SPIFFS_TEST : {
2019-07-23 21:33:52 +02:00
test_spiffs ( ) ;
break ;
2019-07-22 22:56:06 +02:00
}
2019-08-13 15:58:08 +02:00
case CMD_SPIFFS_CHECK : {
rdv40_spiffs_check ( ) ;
break ;
}
2019-07-22 22:56:06 +02:00
case CMD_SPIFFS_MOUNT : {
2019-07-23 21:33:52 +02:00
rdv40_spiffs_lazy_mount ( ) ;
break ;
}
2019-07-22 22:56:06 +02:00
case CMD_SPIFFS_UNMOUNT : {
rdv40_spiffs_lazy_unmount ( ) ;
break ;
}
case CMD_SPIFFS_PRINT_TREE : {
2021-04-05 08:49:15 +02:00
rdv40_spiffs_safe_print_tree ( ) ;
2019-07-22 22:56:06 +02:00
break ;
}
2019-07-23 21:33:52 +02:00
case CMD_SPIFFS_PRINT_FSINFO : {
2019-07-23 21:48:09 +02:00
rdv40_spiffs_safe_print_fsinfo ( ) ;
2019-07-23 21:33:52 +02:00
break ;
}
2019-07-22 22:56:06 +02:00
case CMD_SPIFFS_DOWNLOAD : {
LED_B_ON ( ) ;
uint8_t filename [ 32 ] ;
uint8_t * pfilename = packet - > data . asBytes ;
2019-07-23 21:33:52 +02:00
memcpy ( filename , pfilename , SPIFFS_OBJ_NAME_LEN ) ;
2020-08-31 01:40:02 +02:00
if ( DBGLEVEL > = DBG_DEBUG ) Dbprintf ( " Filename received for spiffs dump : %s " , filename ) ;
2019-07-23 21:33:52 +02:00
2019-07-22 22:56:06 +02:00
uint32_t size = packet - > oldarg [ 1 ] ;
uint8_t * buff = BigBuf_malloc ( size ) ;
2019-07-23 21:33:52 +02:00
rdv40_spiffs_read_as_filetype ( ( char * ) filename , ( uint8_t * ) buff , size , RDV40_SPIFFS_SAFETY_SAFE ) ;
2019-07-22 22:56:06 +02:00
// arg0 = filename
// arg1 = size
// arg2 = RFU
for ( size_t i = 0 ; i < size ; i + = PM3_CMD_DATA_SIZE ) {
size_t len = MIN ( ( size - i ) , PM3_CMD_DATA_SIZE ) ;
int result = reply_old ( CMD_SPIFFS_DOWNLOADED , i , len , 0 , buff + i , len ) ;
if ( result ! = PM3_SUCCESS )
Dbprintf ( " transfer to client failed :: | bytes between %d - %d (%d) | result: %d " , i , i + len , len , result ) ;
}
// Trigger a finish downloading signal with an ACK frame
2021-03-09 14:38:31 +01:00
reply_ng ( CMD_SPIFFS_DOWNLOAD , PM3_SUCCESS , NULL , 0 ) ;
2019-07-22 22:56:06 +02:00
LED_B_OFF ( ) ;
break ;
}
2019-07-23 21:33:52 +02:00
case CMD_SPIFFS_STAT : {
2019-07-22 22:56:06 +02:00
LED_B_ON ( ) ;
uint8_t filename [ 32 ] ;
uint8_t * pfilename = packet - > data . asBytes ;
2019-07-23 21:33:52 +02:00
memcpy ( filename , pfilename , SPIFFS_OBJ_NAME_LEN ) ;
2021-03-09 14:38:31 +01:00
if ( DBGLEVEL > = DBG_DEBUG ) {
Dbprintf ( " Filename received for spiffs STAT : %s " , filename ) ;
}
2019-07-22 22:56:06 +02:00
int changed = rdv40_spiffs_lazy_mount ( ) ;
uint32_t size = size_in_spiffs ( ( char * ) filename ) ;
2021-03-09 14:38:31 +01:00
if ( changed ) {
rdv40_spiffs_lazy_unmount ( ) ;
}
reply_ng ( CMD_SPIFFS_STAT , PM3_SUCCESS , ( uint8_t * ) & size , sizeof ( uint32_t ) ) ;
2019-07-22 22:56:06 +02:00
LED_B_OFF ( ) ;
break ;
}
2019-07-23 21:33:52 +02:00
case CMD_SPIFFS_REMOVE : {
LED_B_ON ( ) ;
2021-03-08 17:39:21 +01:00
struct p {
uint8_t len ;
uint8_t fn [ 32 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
if ( DBGLEVEL > = DBG_DEBUG ) {
Dbprintf ( " Filename received for spiffs REMOVE : %s " , payload - > fn ) ;
}
rdv40_spiffs_remove ( ( char * ) payload - > fn , RDV40_SPIFFS_SAFETY_SAFE ) ;
reply_ng ( CMD_SPIFFS_REMOVE , PM3_SUCCESS , NULL , 0 ) ;
2019-07-23 21:33:52 +02:00
LED_B_OFF ( ) ;
2019-07-22 22:56:06 +02:00
break ;
2019-07-23 21:33:52 +02:00
}
case CMD_SPIFFS_RENAME : {
2019-07-22 22:56:06 +02:00
LED_B_ON ( ) ;
2021-03-08 17:39:21 +01:00
struct p {
uint8_t slen ;
uint8_t src [ 32 ] ;
uint8_t dlen ;
uint8_t dest [ 32 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-08-31 01:40:02 +02:00
if ( DBGLEVEL > = DBG_DEBUG ) {
2021-03-09 14:38:31 +01:00
Dbprintf ( " SPIFFS RENAME " ) ;
Dbprintf ( " Source........ %s " , payload - > src ) ;
Dbprintf ( " Destination... %s " , payload - > dest ) ;
2019-10-19 16:06:27 -04:00
}
2021-03-08 17:39:21 +01:00
rdv40_spiffs_rename ( ( char * ) payload - > src , ( char * ) payload - > dest , RDV40_SPIFFS_SAFETY_SAFE ) ;
reply_ng ( CMD_SPIFFS_RENAME , PM3_SUCCESS , NULL , 0 ) ;
2019-07-23 21:33:52 +02:00
LED_B_OFF ( ) ;
2019-07-22 22:56:06 +02:00
break ;
}
2019-07-23 21:33:52 +02:00
case CMD_SPIFFS_COPY : {
2019-07-22 22:56:06 +02:00
LED_B_ON ( ) ;
2021-03-09 14:38:31 +01:00
struct p {
uint8_t slen ;
uint8_t src [ 32 ] ;
uint8_t dlen ;
uint8_t dest [ 32 ] ;
} PACKED ;
struct p * payload = ( struct p * ) packet - > data . asBytes ;
2020-08-31 01:40:02 +02:00
if ( DBGLEVEL > = DBG_DEBUG ) {
2021-03-09 14:38:31 +01:00
Dbprintf ( " SPIFFS COPY " ) ;
Dbprintf ( " Source........ %s " , payload - > src ) ;
Dbprintf ( " Destination... %s " , payload - > dest ) ;
2019-10-19 16:06:27 -04:00
}
2021-03-09 14:38:31 +01:00
rdv40_spiffs_copy ( ( char * ) payload - > src , ( char * ) payload - > dest , RDV40_SPIFFS_SAFETY_SAFE ) ;
reply_ng ( CMD_SPIFFS_COPY , PM3_SUCCESS , NULL , 0 ) ;
2019-07-23 21:33:52 +02:00
LED_B_OFF ( ) ;
2019-07-22 22:56:06 +02:00
break ;
}
case CMD_SPIFFS_WRITE : {
LED_B_ON ( ) ;
2019-07-23 21:33:52 +02:00
2021-03-09 14:38:31 +01:00
flashmem_write_t * payload = ( flashmem_write_t * ) packet - > data . asBytes ;
if ( DBGLEVEL > = DBG_DEBUG ) {
Dbprintf ( " SPIFFS WRITE, dest `%s` with APPEND set to: %c " , payload - > fn , payload - > append ? ' Y ' : ' N ' ) ;
}
2020-08-31 01:40:02 +02:00
2021-03-09 14:38:31 +01:00
if ( payload - > append ) {
rdv40_spiffs_append ( ( char * ) payload - > fn , payload - > data , payload - > bytes_in_packet , RDV40_SPIFFS_SAFETY_SAFE ) ;
2019-07-23 21:33:52 +02:00
} else {
2021-03-09 14:38:31 +01:00
rdv40_spiffs_write ( ( char * ) payload - > fn , payload - > data , payload - > bytes_in_packet , RDV40_SPIFFS_SAFETY_SAFE ) ;
2019-07-23 21:33:52 +02:00
}
2021-03-09 14:38:31 +01:00
reply_ng ( CMD_SPIFFS_WRITE , PM3_SUCCESS , NULL , 0 ) ;
2019-07-22 22:56:06 +02:00
LED_B_OFF ( ) ;
break ;
}
2020-08-08 12:33:12 +02:00
case CMD_SPIFFS_WIPE : {
LED_B_ON ( ) ;
rdv40_spiffs_safe_wipe ( ) ;
reply_ng ( CMD_SPIFFS_WIPE , PM3_SUCCESS , NULL , 0 ) ;
LED_B_OFF ( ) ;
break ;
}
2019-06-07 21:39:45 +02:00
case CMD_FLASHMEM_SET_SPIBAUDRATE : {
2019-09-19 12:13:39 +02:00
if ( packet - > length ! = sizeof ( uint32_t ) )
break ;
FlashmemSetSpiBaudrate ( packet - > data . asDwords [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 20:34:41 +01:00
case CMD_FLASHMEM_WRITE : {
LED_B_ON ( ) ;
2021-05-01 19:01:15 +02:00
flashmem_old_write_t * payload = ( flashmem_old_write_t * ) packet - > data . asBytes ;
if ( FlashInit ( ) = = false ) {
reply_ng ( CMD_FLASHMEM_WRITE , PM3_EIO , NULL , 0 ) ;
LED_B_OFF ( ) ;
2019-03-09 20:34:41 +01:00
break ;
}
2021-05-01 19:01:15 +02:00
if ( payload - > startidx = = DEFAULT_T55XX_KEYS_OFFSET ) {
2019-08-02 20:48:38 +02:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
Flash_WriteEnable ( ) ;
2019-03-09 20:34:41 +01:00
Flash_Erase4k ( 3 , 0xC ) ;
2021-05-01 19:01:15 +02:00
} else if ( payload - > startidx = = DEFAULT_MF_KEYS_OFFSET ) {
2019-08-02 20:48:38 +02:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
Flash_WriteEnable ( ) ;
2019-05-31 17:14:57 +02:00
Flash_Erase4k ( 3 , 0x9 ) ;
2019-08-02 20:48:38 +02:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
Flash_WriteEnable ( ) ;
2019-05-31 17:15:54 +02:00
Flash_Erase4k ( 3 , 0xA ) ;
2021-05-01 19:01:15 +02:00
} else if ( payload - > startidx = = DEFAULT_ICLASS_KEYS_OFFSET ) {
2019-08-02 20:48:38 +02:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
Flash_WriteEnable ( ) ;
2019-03-09 20:34:41 +01:00
Flash_Erase4k ( 3 , 0xB ) ;
2021-05-01 19:01:15 +02:00
} else if ( payload - > startidx = = FLASH_MEM_SIGNATURE_OFFSET ) {
2021-03-07 08:56:36 +01:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
Flash_WriteEnable ( ) ;
Flash_Erase4k ( 3 , 0xF ) ;
2019-05-31 17:14:57 +02:00
}
2019-03-09 20:34:41 +01:00
2021-05-01 19:01:15 +02:00
uint16_t res = Flash_Write ( payload - > startidx , payload - > data , payload - > len ) ;
2019-03-09 20:34:41 +01:00
2021-05-01 19:01:15 +02:00
reply_ng ( CMD_FLASHMEM_WRITE , ( res = = payload - > len ) ? PM3_SUCCESS : PM3_ESOFT , NULL , 0 ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
case CMD_FLASHMEM_WIPE : {
LED_B_ON ( ) ;
2019-04-18 00:12:52 +02:00
uint8_t page = packet - > oldarg [ 0 ] ;
uint8_t initalwipe = packet - > oldarg [ 1 ] ;
2019-03-09 20:34:41 +01:00
bool isok = false ;
2019-03-10 00:00:59 +01:00
if ( initalwipe ) {
2019-03-09 20:34:41 +01:00
isok = Flash_WipeMemory ( ) ;
2020-01-12 16:45:24 +01:00
reply_mix ( CMD_ACK , isok , 0 , 0 , 0 , 0 ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
2019-03-10 00:00:59 +01:00
if ( page < 3 )
2019-03-09 20:34:41 +01:00
isok = Flash_WipeMemoryPage ( page ) ;
2020-01-12 16:45:24 +01:00
reply_mix ( CMD_ACK , isok , 0 , 0 , 0 , 0 ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
case CMD_FLASHMEM_DOWNLOAD : {
LED_B_ON ( ) ;
2019-04-30 21:10:11 +02:00
uint8_t * mem = BigBuf_malloc ( PM3_CMD_DATA_SIZE ) ;
2019-04-18 00:12:52 +02:00
uint32_t startidx = packet - > oldarg [ 0 ] ;
uint32_t numofbytes = packet - > oldarg [ 1 ] ;
2019-03-09 20:34:41 +01:00
// arg0 = startindex
// arg1 = length bytes to transfer
// arg2 = RFU
2021-05-11 16:11:33 +02:00
if ( FlashInit ( ) = = false ) {
2019-03-09 20:34:41 +01:00
break ;
}
2019-04-30 21:10:11 +02:00
for ( size_t i = 0 ; i < numofbytes ; i + = PM3_CMD_DATA_SIZE ) {
size_t len = MIN ( ( numofbytes - i ) , PM3_CMD_DATA_SIZE ) ;
2019-08-02 20:48:38 +02:00
Flash_CheckBusy ( BUSY_TIMEOUT ) ;
2019-04-07 11:36:24 +02:00
bool isok = Flash_ReadDataCont ( startidx + i , mem , len ) ;
2021-05-11 16:11:33 +02:00
if ( isok = = false )
2019-03-09 20:34:41 +01:00
Dbprintf ( " reading flash memory failed :: | bytes between %d - %d " , i , len ) ;
2019-04-18 12:43:35 +02:00
isok = reply_old ( CMD_FLASHMEM_DOWNLOADED , i , len , 0 , mem , len ) ;
2019-03-09 20:34:41 +01:00
if ( isok ! = 0 )
Dbprintf ( " transfer to client failed :: | bytes between %d - %d " , i , len ) ;
}
2019-03-10 00:00:59 +01:00
FlashStop ( ) ;
2019-03-09 20:34:41 +01:00
2020-01-12 16:45:24 +01:00
reply_mix ( CMD_ACK , 1 , 0 , 0 , 0 , 0 ) ;
2019-03-13 12:46:03 +01:00
BigBuf_free ( ) ;
2019-03-09 20:34:41 +01:00
LED_B_OFF ( ) ;
break ;
}
case CMD_FLASHMEM_INFO : {
LED_B_ON ( ) ;
2019-03-10 00:00:59 +01:00
rdv40_validation_t * info = ( rdv40_validation_t * ) BigBuf_malloc ( sizeof ( rdv40_validation_t ) ) ;
2019-03-09 20:34:41 +01:00
bool isok = Flash_ReadData ( FLASH_MEM_SIGNATURE_OFFSET , info - > signature , FLASH_MEM_SIGNATURE_LEN ) ;
if ( FlashInit ( ) ) {
2019-03-10 00:00:59 +01:00
Flash_UniqueID ( info - > flashid ) ;
2019-03-09 20:34:41 +01:00
FlashStop ( ) ;
}
2020-05-08 12:42:10 +02:00
reply_mix ( CMD_ACK , isok , 0 , 0 , info , sizeof ( rdv40_validation_t ) ) ;
2019-03-09 20:34:41 +01:00
BigBuf_free ( ) ;
LED_B_OFF ( ) ;
break ;
}
2018-04-18 16:17:49 +02:00
# endif
2019-08-03 19:17:00 +02:00
case CMD_LF_SET_DIVISOR : {
2019-03-09 20:34:41 +01:00
FpgaDownloadAndGo ( FPGA_BITSTREAM_LF ) ;
2019-05-20 04:28:34 -04:00
FpgaSendCommand ( FPGA_CMD_SET_DIVISOR , packet - > data . asBytes [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_SET_ADC_MUX : {
2019-05-20 04:28:34 -04:00
switch ( packet - > data . asBytes [ 0 ] ) {
2019-03-10 00:00:59 +01:00
case 0 :
SetAdcMuxFor ( GPIO_MUXSEL_LOPKD ) ;
break ;
case 2 :
SetAdcMuxFor ( GPIO_MUXSEL_HIPKD ) ;
break ;
2019-05-03 22:30:17 +02:00
# ifndef WITH_FPC_USART
2019-03-10 00:00:59 +01:00
case 1 :
SetAdcMuxFor ( GPIO_MUXSEL_LORAW ) ;
break ;
case 3 :
SetAdcMuxFor ( GPIO_MUXSEL_HIRAW ) ;
break ;
2018-07-04 12:19:04 +02:00
# endif
2019-03-10 00:00:59 +01:00
}
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_VERSION : {
2019-03-09 20:34:41 +01:00
SendVersion ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_STATUS : {
2019-03-09 20:34:41 +01:00
SendStatus ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
2019-10-15 14:21:26 +02:00
case CMD_TIA : {
2019-10-17 20:08:17 +02:00
while ( ( AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINRDY ) = = 0 ) ; // Wait for MAINF value to become available...
2019-10-15 14:21:26 +02:00
uint16_t mainf = AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINF ;
Dbprintf ( " Slow clock old measured value:.........%d Hz " , ( 16 * MAINCK ) / mainf ) ;
TimingIntervalAcquisition ( ) ;
2019-10-17 20:08:17 +02:00
while ( ( AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINRDY ) = = 0 ) ; // Wait for MAINF value to become available...
2019-10-15 14:21:26 +02:00
mainf = AT91C_BASE_PMC - > PMC_MCFR & AT91C_CKGR_MAINF ;
Dbprintf ( " " ) ; // first message gets lost
Dbprintf ( " Slow clock new measured value:.........%d Hz " , ( 16 * MAINCK ) / mainf ) ;
reply_ng ( CMD_TIA , PM3_SUCCESS , NULL , 0 ) ;
break ;
}
2019-07-15 22:31:19 +02:00
case CMD_STANDALONE : {
2020-08-08 23:45:09 +02:00
uint8_t * bb = BigBuf_get_EM_addr ( ) ;
bb [ 0 ] = packet - > data . asBytes [ 0 ] ;
2019-07-15 22:31:19 +02:00
RunMod ( ) ;
break ;
}
2019-06-07 21:39:45 +02:00
case CMD_CAPABILITIES : {
2019-04-27 02:46:20 +02:00
SendCapabilities ( ) ;
2019-05-08 00:02:08 +02:00
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_PING : {
2019-05-07 23:35:09 +02:00
reply_ng ( CMD_PING , PM3_SUCCESS , packet - > data . asBytes , packet - > length ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2010-02-20 21:24:25 +00:00
# ifdef WITH_LCD
2019-06-07 21:39:45 +02:00
case CMD_LCD_RESET : {
2019-03-09 20:34:41 +01:00
LCDReset ( ) ;
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_LCD : {
2019-04-18 00:12:52 +02:00
LCDSend ( packet - > oldarg [ 0 ] ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2010-02-20 21:24:25 +00:00
# endif
2019-03-09 20:34:41 +01:00
case CMD_FINISH_WRITE :
2019-06-07 21:39:45 +02:00
case CMD_HARDWARE_RESET : {
2019-03-09 20:34:41 +01:00
usb_disable ( ) ;
// (iceman) why this wait?
SpinDelay ( 1000 ) ;
AT91C_BASE_RSTC - > RSTC_RCR = RST_CONTROL_KEY | AT91C_RSTC_PROCRST ;
// We're going to reset, and the bootrom will take control.
2019-03-10 00:00:59 +01:00
for ( ; ; ) { }
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
case CMD_START_FLASH : {
2019-03-10 00:00:59 +01:00
if ( common_area . flags . bootrom_present ) {
2019-03-09 20:34:41 +01:00
common_area . command = COMMON_AREA_COMMAND_ENTER_FLASH_MODE ;
}
usb_disable ( ) ;
AT91C_BASE_RSTC - > RSTC_RCR = RST_CONTROL_KEY | AT91C_RSTC_PROCRST ;
// We're going to flash, and the bootrom will take control.
2019-03-10 00:00:59 +01:00
for ( ; ; ) { }
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 20:34:41 +01:00
case CMD_DEVICE_INFO : {
uint32_t dev_info = DEVICE_INFO_FLAG_OSIMAGE_PRESENT | DEVICE_INFO_FLAG_CURRENT_MODE_OS ;
if ( common_area . flags . bootrom_present ) {
dev_info | = DEVICE_INFO_FLAG_BOOTROM_PRESENT ;
}
2019-04-18 12:43:35 +02:00
reply_old ( CMD_DEVICE_INFO , dev_info , 0 , 0 , 0 , 0 ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-03-10 00:00:59 +01:00
}
2019-06-07 21:39:45 +02:00
default : {
2019-04-18 00:12:52 +02:00
Dbprintf ( " %s: 0x%04x " , " unknown command: " , packet - > cmd ) ;
2019-03-09 20:34:41 +01:00
break ;
2019-06-07 21:39:45 +02:00
}
2019-03-09 20:34:41 +01:00
}
2010-02-20 21:24:25 +00:00
}
2019-03-10 11:20:22 +01:00
void __attribute__ ( ( noreturn ) ) AppMain ( void ) {
2017-09-28 22:33:03 +02:00
2019-03-09 20:34:41 +01:00
SpinDelay ( 100 ) ;
2020-06-10 12:41:18 +02:00
BigBuf_initialize ( ) ;
2019-03-09 08:59:13 +01:00
2021-05-25 16:47:13 +02:00
for ( uint32_t * p = _stack_start ; p < _stack_end - 0x200 ; + + p ) {
2020-06-11 11:14:53 +02:00
* p = 0xdeadbeef ;
}
2020-06-19 18:34:47 +02:00
2019-03-09 20:34:41 +01:00
LEDsoff ( ) ;
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
// The FPGA gets its clock from us from PCK0 output, so set that up.
AT91C_BASE_PIOA - > PIO_BSR = GPIO_PCK0 ;
AT91C_BASE_PIOA - > PIO_PDR = GPIO_PCK0 ;
AT91C_BASE_PMC - > PMC_SCER | = AT91C_PMC_PCK0 ;
2019-08-06 13:51:10 +02:00
// PCK0 is PLL clock / 4 = 96MHz / 4 = 24MHz
AT91C_BASE_PMC - > PMC_PCKR [ 0 ] = AT91C_PMC_CSS_PLL_CLK | AT91C_PMC_PRES_CLK_4 ; // 4 for 24MHz pck0, 2 for 48 MHZ pck0
2019-03-09 20:34:41 +01:00
AT91C_BASE_PIOA - > PIO_OER = GPIO_PCK0 ;
2010-02-20 21:24:25 +00:00
2019-03-09 20:34:41 +01:00
// Reset SPI
AT91C_BASE_SPI - > SPI_CR = AT91C_SPI_SWRST ;
AT91C_BASE_SPI - > SPI_CR = AT91C_SPI_SWRST ; // errata says it needs twice to be correctly set.
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
// Reset SSC
AT91C_BASE_SSC - > SSC_CR = AT91C_SSC_SWRST ;
2010-02-20 21:24:25 +00:00
2019-03-09 20:34:41 +01:00
// Configure MUX
SetAdcMuxFor ( GPIO_MUXSEL_HIPKD ) ;
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
// Load the FPGA image, which we have stored in our flash.
// (the HF version by default)
FpgaDownloadAndGo ( FPGA_BITSTREAM_HF ) ;
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
StartTickCount ( ) ;
2019-03-09 08:59:13 +01:00
2010-02-20 21:24:25 +00:00
# ifdef WITH_LCD
2019-03-09 20:34:41 +01:00
LCDInit ( ) ;
2010-02-20 21:24:25 +00:00
# endif
2018-04-08 10:51:19 +02:00
# ifdef WITH_SMARTCARD
2019-03-09 20:34:41 +01:00
I2C_init ( ) ;
2018-04-08 10:51:19 +02:00
# endif
2018-07-30 09:54:44 +02:00
2019-05-03 22:30:17 +02:00
# ifdef WITH_FPC_USART
2019-05-15 02:15:19 +02:00
usart_init ( USART_BAUD_RATE , USART_PARITY ) ;
2019-03-09 08:59:13 +01:00
# endif
2018-09-03 00:02:44 +02:00
2019-03-09 20:34:41 +01:00
// This is made as late as possible to ensure enumeration without timeout
// against device such as http://www.hobbytronics.co.uk/usb-host-board-v2
usb_disable ( ) ;
usb_enable ( ) ;
2019-08-07 12:41:53 +02:00
allow_send_wtx = true ;
2018-09-03 00:02:44 +02:00
2019-05-01 16:48:04 +02:00
# ifdef WITH_FLASH
// If flash is not present, BUSY_TIMEOUT kicks in, let's do it after USB
loadT55xxConfig ( ) ;
2019-08-13 15:58:08 +02:00
2019-08-13 17:42:03 +02:00
//
2019-08-13 15:58:08 +02:00
// Enforce a spiffs check/garbage collection at boot so we are likely to never
// fall under the 2 contigous free blocks availables
rdv40_spiffs_check ( ) ;
2019-05-01 16:48:04 +02:00
# endif
2019-03-10 00:00:59 +01:00
for ( ; ; ) {
2019-03-09 20:34:41 +01:00
WDT_HIT ( ) ;
2019-03-09 08:59:13 +01:00
2021-05-25 16:47:13 +02:00
if ( * _stack_start ! = 0xdeadbeef ) {
Dbprintf ( " Stack overflow detected! Please increase stack size, currently %d bytes " , ( uint32_t ) _stack_end - ( uint32_t ) _stack_start ) ;
2020-06-22 20:02:19 +02:00
Dbprintf ( " Unplug your device now. " ) ;
while ( 1 ) ;
2020-06-10 23:03:03 +02:00
}
2019-04-20 01:47:50 +02:00
// Check if there is a packet available
2019-04-18 12:43:35 +02:00
PacketCommandNG rx ;
2019-05-13 09:39:43 +02:00
memset ( & rx . data , 0 , sizeof ( rx . data ) ) ;
2019-05-14 14:57:56 -04:00
2019-04-22 22:58:45 +02:00
int ret = receive_ng ( & rx ) ;
2019-04-20 01:47:50 +02:00
if ( ret = = PM3_SUCCESS ) {
2019-04-18 12:43:35 +02:00
PacketReceived ( & rx ) ;
2019-04-20 10:34:54 +02:00
} else if ( ret ! = PM3_ENODATA ) {
2019-05-08 01:35:51 +02:00
Dbprintf ( " Error in frame reception: %d %s " , ret , ( ret = = PM3_EIO ) ? " PM3_EIO " : " " ) ;
2019-04-24 15:57:24 +02:00
// TODO if error, shall we resync ?
2019-04-02 22:06:10 +02:00
}
2019-03-09 08:59:13 +01:00
2019-03-09 20:34:41 +01:00
// Press button for one second to enter a possible standalone mode
2019-05-14 00:36:58 +02:00
button_status = BUTTON_HELD ( 1000 ) ;
if ( button_status = = BUTTON_HOLD ) {
2019-03-10 00:00:59 +01:00
/*
* So this is the trigger to execute a standalone mod . Generic entrypoint by following the standalone / standalone . h headerfile
* All standalone mod " main loop " should be the RunMod ( ) function .
*/
2019-08-07 12:41:53 +02:00
allow_send_wtx = false ;
2019-03-09 20:34:41 +01:00
RunMod ( ) ;
2019-08-07 12:41:53 +02:00
allow_send_wtx = true ;
2019-03-09 20:34:41 +01:00
}
}
2010-02-20 21:24:25 +00:00
}