RfidResearchGroup/proxmark3
1
1
Fork 0
mirror of https://github.com/RfidResearchGroup/proxmark3.git synced 2025-03-04 03:58:08 +08:00
Code Issues Projects Releases Packages Wiki Activity

chg: 'fpga lf sim' - 25% both on sides.

Browse source
This commit is contained in:
iceman1001 2019-04-18 09:27:38 +02:00
parent 587d826f84
commit 72dd4d5dde
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
fpga/lo_simulate.v
View file

@ -64,7 +64,7 @@ reg output_state;
always @(posedge pck0) always @(posedge pck0)
begin begin
if((pck_divider == 8'd7) && !clk_state) begin if((pck_divider == 8'd7) && !clk_state) begin
is_high = (adc_d >= 8'd200); is_high = (adc_d >= 8'd191);
is_low = (adc_d <= 8'd64); is_low = (adc_d <= 8'd64);
end end
end end