RfidResearchGroup/proxmark3
1
1
Fork 0
mirror of https://github.com/RfidResearchGroup/proxmark3.git synced 2024-09-21 07:46:12 +08:00
Code Issues Packages Projects Releases Wiki Activity
9944 commits 3 branches 14 tags 86 MiB
Commit graph

9944 commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
iceman1001 06c02d3b40 added iclass esave, textual 2020-07-21 14:09:05 +02:00
iceman1001 a85fd925b7 colors to wiegand decode 2020-07-21 13:01:19 +02:00
iceman1001 1f2c03ce8a iclass rdbl textual 2020-07-21 13:00:52 +02:00
iceman1001 ca14b92dd5 iclass info - some cards configured to take all available mem. ie no AA2 area. 2020-07-21 10:53:19 +02:00
iceman1001 c51565fd7c iso15 sim, make decoders dynamic bigbuff malloc 2020-07-21 10:51:48 +02:00
iceman1001 42f21e8d65 adapt iclass sim 2020-07-21 10:50:23 +02:00
iceman1001 df404a652a duration isnt 15bits, its 16. length is 15bits. 2020-07-21 10:49:29 +02:00
iceman1001 e94cbd8da5 list 15693 2020-07-21 10:48:29 +02:00
iceman1001 0f5e58a81c fix iclass sof tracelog 2020-07-20 17:42:10 +02:00
iceman1001 2d368ba2d8 fix sim reply 2020-07-20 00:52:46 +02:00
iceman1001 9eb479fc7f iceclass calc diversified key if not present 2020-07-20 00:16:16 +02:00
iceman1001 20ad16bfca fix iclass dump.. 2020-07-19 23:09:21 +02:00
iceman1001 53174faaf6 adapt return value 2020-07-19 23:08:53 +02:00
iceman1001 a1529b44ca fix auth and 2020-07-19 20:45:47 +02:00
iceman1001 3354f0d9d3 unified static dma buffer as bigbuf_malloc, less pressure on stack size 2020-07-15 15:16:35 +02:00
iceman1001 85be784d26 ev3 detection enabled 2020-07-15 11:55:21 +02:00
iceman1001 a59aa7a570 rename fct 2020-07-15 11:35:27 +02:00
iceman1001 d9571d8df7 loclass, print helptxt 2020-07-15 11:35:03 +02:00
iceman1001 8d5315b6af fixes to mode 2020-07-15 11:34:14 +02:00
iceman1001 ce0a2744cb hf_iceclass 2020-07-15 01:31:13 +02:00
iceman1001 c99ed14c6e textual 2020-07-15 01:29:44 +02:00
iceman1001 5039d69c6b rename fct 2020-07-14 23:12:54 +02:00
iceman1001 1a1ebcc330 adapt for external auth calls 2020-07-14 23:12:28 +02:00
iceman1001 091f9fb94c chg: adapt the eml block size based on filename 2020-07-14 23:11:44 +02:00
iceman1001 99e61f82c0 rework 2020-07-14 15:57:21 +02:00
iceman1001 804e2661f3 key file py script - @ikarus 2020-07-14 15:55:44 +02:00
iceman1001 49192ca4c4 add: new standalone mode. hf_iceclass 2020-07-14 15:47:47 +02:00
iceman1001 a95f4b3745 chg: check buttonpress 2020-07-14 15:46:32 +02:00
iceman1001 ce981d9124 fpga 14b merge p.N 2020-07-14 15:46:05 +02:00
iceman1001 d2a66cecba style 2020-07-14 15:44:38 +02:00
iceman1001 4dabccf9db style 2020-07-14 15:44:23 +02:00
iceman1001 bac126530c prep for stand mode 2020-07-14 15:43:54 +02:00
iceman1001 889d1c93cb fix: coverity mem leak 2020-07-14 15:25:56 +02:00
iceman1001 0f507c24e1 chg: readblock assuming better 2020-07-14 00:16:25 +02:00
iceman1001 4b14f21c77 fix iclass simulation 2020-07-13 23:27:16 +02:00
iceman1001 2fa9bd585f style 2020-07-13 22:06:50 +02:00
iceman1001 dd7a3c208c init arrays... 2020-07-13 22:06:15 +02:00
iceman1001 f00c0eb5cf prep for timings 2020-07-13 22:05:38 +02:00
iceman1001 830ecd6e13 debugs 2020-07-13 22:05:11 +02:00
iceman1001 4493153dbb verbose.. 2020-07-13 20:58:24 +02:00
iceman1001 e476e7f504 coding style 2020-07-13 20:13:56 +02:00
iceman1001 b62c060727 chg: hf iclass rdbl, wrbl - got some love 2020-07-13 20:13:25 +02:00
iceman1001 88c14b9c08 iclass doesnt need 4500 timout anymore, can put earlier in hf search. 2020-07-13 18:20:43 +02:00
iceman1001 d6f65f8578 tosend into bigbuff 2020-07-13 18:14:34 +02:00
iceman1001 a6c240fe3b tosend into bigbuff 2020-07-13 17:56:19 +02:00
Philippe Teuwen b48d6ca14d Merge branch 'master' into fpga 
* master:
  make sure uninitialized vars doesnt end up on COMMON_section
  Revert "fix tracelog problem with making sure uninitialized vars dont get inside _COMMON_ section"
  fix tracelog problem with making sure uninitialized vars dont get inside _COMMON_ section
 2020-07-13 15:43:11 +02:00
iceman1001 e19e01a6a6 make sure uninitialized vars doesnt end up on COMMON_section 2020-07-13 15:41:56 +02:00
Philippe Teuwen ac29f16529 Revert "fix tracelog problem with making sure uninitialized vars dont get inside _COMMON_ section" 
This reverts commit b18a9c017a.
 2020-07-13 15:41:39 +02:00
iceman1001 b18a9c017a fix tracelog problem with making sure uninitialized vars dont get inside _COMMON_ section 2020-07-13 14:30:07 +02:00
iceman1001 aaa6f25ab6 chg: 'trace list' - now support relative times, us/fc (@piwi) 2020-07-13 13:55:19 +02:00