* SystemVerilog Language * SystemVerilog quotes Source: https://github.com/Featherweight-IP/fwrisc * Remove temporary folder * Lengths are still incorrect * Fixed lengths Co-authored-by: github-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>