| .. |
|
tests
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
clk_divider.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
fpga.ucf
|
- improved reader sensitivity for 14443a cards (FPGA change!)
|
2013-11-19 18:52:40 +00:00 |
|
fpga_hf.bit
|
FPGA Hi-Simulate: Added 212kHz SSP-Clock option
|
2018-09-05 23:01:55 +02:00 |
|
fpga_hf.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
fpga_lf.bit
|
chg: compiled binary fpga lf
|
2019-07-31 16:14:50 +02:00 |
|
fpga_lf.v
|
Add: 'fpga LF ADC path' - a major mode for LF ADC path
|
2019-07-31 15:50:10 +02:00 |
|
go.bat
|
THIS REQUIRES A BOOTROM UPDATE!! To save FPGA area, split the LF and HF bitstreams and load them on-demand.
|
2014-06-20 01:02:59 +02:00 |
|
hi_flite.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_iso14443a.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_read_rx_xcorr.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_read_tx.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_simulate.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
hi_sniffer.v
|
chg: reverting old @satsuoni felica changes.
|
2017-10-23 21:56:47 +02:00 |
|
lf_edge_detect.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_adc.v
|
style
|
2019-08-01 11:15:39 -04:00 |
|
lo_edge_detect.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_passthru.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_read.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lo_simulate.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
lp20khz_1MSa_iir_filter.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
Makefile
|
Cleaner makefile execution, use 'make Q=' if you want to see full lines
|
2019-06-02 00:25:25 +02:00 |
|
min_max_tracker.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
sim.tcl
|
setting svn:eol-style=native on files, part 3
|
2010-02-22 19:29:05 +00:00 |
|
testbed_fpga.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
testbed_hi_read_tx.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
testbed_hi_simulate.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
testbed_lo_read.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
testbed_lo_simulate.v
|
style of .v files
|
2019-07-30 22:51:38 +02:00 |
|
util.v
|
setting svn:eol-style=native on files, part 3
|
2010-02-22 19:29:05 +00:00 |
|
xst_hf.scr
|
THIS REQUIRES A BOOTROM UPDATE!! To save FPGA area, split the LF and HF bitstreams and load them on-demand.
|
2014-06-20 01:02:59 +02:00 |
|
xst_lf.scr
|
THIS REQUIRES A BOOTROM UPDATE!! To save FPGA area, split the LF and HF bitstreams and load them on-demand.
|
2014-06-20 01:02:59 +02:00 |
|
xst_nfc.scr
|
ADD: FPGA missing file Thanks to @Satsuoni
|
2017-10-10 14:03:09 +02:00 |
